Page loading . . .

  
 Category: Software: Freeware: Sunday, May 19, 2013
Designer R1-2003 for Windows  
Source: Actel Corp.
 Printer friendly
 E-Mail Item URL

The Actel Designer offers an easy to use and flexible solution for all Actel's FPGA devices. It gives designers the flexibility to plug and play industry leading EDA tools from partners such as Synplicity, Mentor Graphics, Synopsys, Cadence, and many other top names in the EDA field. Advanced place-and-route algorithms accommodate the needs of todays increasingly complex design and density requirements. The Actel Designer software interface offers both graphical and scriptable flows in order to accommodate your design environment. Graphical device optmization tools like ChipEdit, PinEdit, and Timing Constraint Editor give expert users maximum flexibility to drive the place-and-route tools to achieve the timing required.

Go directly to the Actel Corp. download page.

Keywords: Designer R1-2003 for Windows, Actel, FPGAs
213/1467 3/13/2003 3202 995


Designer's Mall
1.171875E-02



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
186.213  0.078125