Page loading . . .

  
 Category: About SOCcentral: Mission: Saturday, May 25, 2013
About SOCcentral Who we are Search Tips Sponsorship Information

Our Mission


The Internet presents an interesting dichotomy: we’re both the beneficiaries and the victims of its success. We’re the beneficiaries because a wealth of information – in the form of news, product information, white papers, tutorials, web broadcasts – is at our fingertips. We’re its victims because the sheer volume of content that’s so readily accessible can quickly overwhelm us, take us down dead ends, and waste precious time.

Even the limited universe that SOCcentral focuses on -- SoC, ASIC and FPGA design, EDA tools, intellectual property, and programmable logic -- is populated by several hundred suppliers, offering a couple of thousand EDA products, well over three thousand different IP cores, and an even greater number of product briefs, application notes, white papers, and tutorials. What’s more, the flow of news, new products and design information never stops.

Getting a handle on all of this material isn’t an insurmountable task, but it’s time consuming. When you multiply the time that you, as a single designer, might spend in the attempt, by all of the designers involved in SoC design, the cumulative time taken away from real work is enormous. Realizing this, SOCcentral set itself the following task:

To save you time by scouring the Internet for you – vendor sites, publications, and other content sources – and identifying the industry developments, products, and design information most relevant to SoC designers and user of EDA tools and IP, organize and index that material, and provide the links to take you directly to the source.




 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
219.239  2.734375E-02