Page loading . . .

  
 Category: Online Resources: Publications: Thursday, May 23, 2013
EE Times Communications Designline  
Website: www.eetimes.com/design/communications-design
 Printer friendly
 E-Mail Item URL


EE Times Communications Designline is the online technical resource center for OEM design engineers and technical managers involved in the development of communication systems and equipment, such as mobile phones, wireless base stations, internetworking equipment, Internet appliances, broadband modems/equipment, optical networking systems and more. The site delivers detailed technical articles, new product information, tutorials, breaking news/analysis pieces, free software downloads, buyer's guides, standards/patent search engines, and more.

Articles Online

The Gesture Interface: A Compelling Competitive Advantage in the Technology Race

4/16/2013

High-speed I/O: On the Road to Disintegration?

1/10/2013

Bluetooth Low Energy and Proprietary RF for HID Applications: A Comparison

1/5/2012

Radio Susceptibility Follows Laws of Physics

12/14/2011

Use an SOC for Cost-Effective 3D

8/4/2011

Harness Speed, Performance, Signal Integrity, and Low-Current Advantages of 65-nm QDR SRAMs

8/23/2010


Go directly to the EE Times Communications Designline site.

Keywords: EE Times Communications Designline
335/1541 4/10/2003 4443 593


Designer's Mall
0.625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
185.335  0.71875