Page loading . . .

  
 Category: Online Resources: Publications: Thursday, June 20, 2013
EE Times Audio Designline  
Website: www.eetimes.com/design/audio-design
 Printer friendly
 E-Mail Item URL




Articles Online

Analog and Digital MEMS Microphone Design Considerations

3/27/2013

Low Self Noise: The First Step to High-Performance MEMS Microphone Applications

11/28/2012

Growing Audio Requirements in SOCs

8/23/2012

Integrating Audio Codecs in Next-Generation SOCs for Smartphones and Tablets

3/20/2012

Simple Ways to Manage Different Clock Frequencies of Audio Codecs

10/26/2011

Improving Today's Multimedia Products with 3rd-Party Audio IP Solutions

5/25/2011

Designing Modern USB Audio Systems

10/27/2010

Audio Coding: An Introduction to Data Compression - Part 3

11/7/2007

Audio Coding: An Introduction to Data Compression - Part 2

10/31/2007

An Introduction to Audio Data Compression: Part 1

10/24/2007


Go directly to the EE Times Audio Designline site.

Keywords: EE Times Audio Designline,
335/18319 2/1/2006 4042 347
Designer's Mall
4th Of July countdown banner
0.515625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
185.335  0.59375