Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Sunday, May 19, 2013
Code-Free Embedded System Design with PSoC Express   Featured
Sponsor: Cypress Semiconductor Corp.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

August 22, 2007 -- This webinar will introduce engineers to the new PSoC Express 3.0 visual embedded system design tool. PSoC Express includes dozens of pre-coded modules that allow designers to drag-and-drop functions into a design that would take days to create in another environment. The new version also includes a new user interface and support for monitoring and tuning capacitive sensing interface designs using the Cypress PSoC mixed-signal array.

The PSoC mixed-signal array is a complete system level solution with configurable digital and analog peripherals, an 8-bit microcontroller and embedded flash memory. It combines maximum design flexibility with ease of use, enabling designers to minimize design time, chip count, board size and system cost. It is the ideal platform to implement capacitive sensing applications, along with fan control, motor control, proximity sensing, temperature sensing, and many other system control functions.

Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: EE Times Education & Training, TechOnLine, Cypress Semiconductor, mixed-signal array, FPGAs, field programmable gate arrays, EDA tools,
336/23468 8/22/2007 1073 338


Designer's Mall
0.015625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.078125