Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Friday, May 24, 2013
Addressing the Design and Verification Challenges of 3GPP LTE   Featured
Sponsor: Agilent EEsof EDA
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

October 2, 2007 -- This webcast will investigate system design and verification challenges of 3GPP LTE and show how Agilent's new design simulation capabilities can help.

A case study will be presented to highlight system design considerations and performance trade-offs for 3GPP LTE transmitter/receiver design. Various system design trade-offs will be examined, including the effects of baseband bit width, phase noise, and power amplifier non-linearities on key system performance metrics such as Error Vector Magnitude (EVM). Uncoded raw Bit Error Rate (BER) will also be investigated.

This webcast will conclude by showing how Agilent's simulation environment seamlessly integrates with Agilent signal generator and analyzer products to enable R&D testing of early LTE hardware.

Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: EE Times Education & Training, TechOnLine, Agilent EEsof EDA, simulation, EDA tools,
336/23711 10/2/2007 1023 283


Designer's Mall
0.015625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.078125