Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Wednesday, May 22, 2013
Solving Advanced Parametric Challenges: Using Your Semiconductor Device Analyzer Effectively   Featured
Sponsor: Agilent Technologies, Inc.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

October 24, 2007 -- Engineers and scientists face many difficulties when characterizing advanced semiconductor processes. Measurement challenges such as making parallel measurements, improving QSCV and MFCV measurement accuracy and preventing inadvertent device damage (to name just a few) are not adequately addressed by previous measurement solutions. In addition, these challenges are set against the backdrop of an ongoing need to reduce test costs. In this webcast you will learn some powerful new solutions that can help to solve these and other issues, and that can also provide improved flexibility, accuracy, and ease-of-use. You will also learn how to optimize cost versus performance by tailoring the solutions shown to meet your exact measurement needs.

Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: EE Times Education & Training, TechOnLine, Agilent Technologies, testing, device characterization, EDA tools,
336/23965 10/24/2007 993 245


Designer's Mall
0



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.09375