Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Tuesday, May 21, 2013
High-Speed Interconnect Analysis and Compliance Testing   Featured
Sponsor: Agilent Technologies, Inc.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

April 27, 2011 -- As bit rates of digital systems increase, signal integrity of interconnects, transmitters and receivers drastically affects system performance. To ensure product reliability, compliance test specifications for high speed serial technologies become more complicating with multiple and yet strict measurement requirements on TDR, S parameter, and eye diagram. In this session, we introduce new Agilent ENA Option TDR, a one-box solution that provides breakthroughs to traditional measurement solutions, which enables to address digital engineers advanced access and efficiency to signal integrity design and verification. The contents are delivered with real case studies from the contemporary compliance specifications.

Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: embedded systems, embedded system design, EDA, EDA tools, electronic design automation, high-speed interconnect, signal integrity, Agilent Technologies, EE Times Education & Training
336/33376 4/27/2011 736 93


Designer's Mall
0.015625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.0625