Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Saturday, May 25, 2013
Bridging Analog and Digital Verification   Featured
Sponsor: Aldec, Inc.
Webcaster: Aldec, Inc.
 Printer friendly
 E-Mail Item URL

March 8, 2012 -- Creating and verifying a mixed-signal IC design is a challenge. Spice-based simulation provides the accuracy needed by the analog design but is too slow to deal with digital part. Event-driven digital simulation can handle digital portion, but fails when dealing with the analog design. The best method of solving this verification problem is to create a smart interface between the Spice engine and the high-performance digital simulator. Attend this webinar to learn more about mixed-signal verification and to see a practical solution created by Tanner EDA that interfaces their T-Spice engine with Aldec . A sample Analog-to-Digital Converter design will be used to demonstrate the tools in action.

Go directly to the Aldec, Inc. webcast site to view this presentation. Registration may be required.

Keywords: ASICs, ASIC design, analog design, digital design, mixed signal design, mixed-signal design, EDA, EDA tools, electronic design automation, verification, Aldec, Riviera-PRO simulator, simulation,
336/37680 3/8/2012 708 170


Designer's Mall
0



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.09375