Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Sunday, May 19, 2013
The Verification IP Behind the Cloud Technology Revolution   Featured
Sponsor: Cadence Design Systems, Inc.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

April 10, 2012 -- This webinar will feature verification IP components that are driving server, storage, and networking companies to adopt emerging standards helping deliver the cloud-computing infrastructure. Compute, networking, and storage resources make up the backbone of the cloud, and design and verification teams need cost-effective solutions that scale in response to real-time demands and product requirements.

In the webinar you will learn more about these emerging standards and technologies and how proven VIP plays a critical. Topics will touch on:
  • Ultra-high-speed 40/100G Ethernet - Emerging high-speed network standards that support the growing demands of network fabrics and virtualization
  • DDR4 - High-performance, next-generation memory interface that offers 2x higher performance and 40% lower power consumption than DDR3
  • LRDIMM - Advanced load-reduced memory interface that provides up to 3x the server memory capacity while maintaining the same loading as previous RDIMM generations
  • 12-Gbps SAS - Enhanced protocol for connecting storage systems, designed to deliver the massive data content required by the cloud
  • NVMe - Storage protocol (Non-Volatile Memory Express) for connecting drives and controllers, unlocking the huge I/O potential of solid-state drives


Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, verification IP, intellectual property, cores, cloud computing, Cadence Design Systems, EE Times Education & Training
336/38181 4/10/2012 361 47


Designer's Mall
0.015625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.078125