Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Wednesday, June 19, 2013
Using Formal Methods to Develop Medical Device Software   Featured
Sponsor: QNX Software Systems, Ltd.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

May 10, 2012 -- For many years, formal methods have promised great things for the development of safety-critical software, such as that used in medical devices. Unfortunately, except for a few well-publicised exceptions, formal methods have failed to meet expectations when applied to the development of commercial products.

As a result of a major initiative funded by the European Union, practical tools are now emerging that allow formal construction of software. Thanks to this formal construction we now build the proof that our design is correct as we build the product.

This webinar describes the experiences QNX has had in applying Rodin, the European formal design tool, to the design of software for a simple medical device. We discuss what worked, what didn't work, how much work was required to use the tool, what skills are needed to create a formal specification, and what surprises we uncovered.

Finally, we briefly discuss how the evidence provided by the tool can be used to support a safety case, and how it can help in the approval process.



Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, formal verification, software development tools, QNX Software Systems, EE Times Education & Training
336/38326 5/10/2012 673 30
Designer's Mall
4th Of July countdown banner
0.015625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.078125