Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Wednesday, June 19, 2013
System Management for High-Availability Systems   Featured
Sponsor: Microsemi Corp.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

May 1, 2012 -- In this webinar, you are presented with an overview of Microsemi's System Management solutions for high availability communications systems. Today's communications systems are becoming increasingly complex. Many integrated circuits found in today's advanced communications platforms require up to 7 different power supply rails for proper operation. With many of these devices on a given printed circuit board the number of power supplies needed to power your design is increasingly rapidly. Learn how to manage a mix of up to 64 Analog and Digital Point-of-Loads, increase system reliability, secure your design and, reduce your BoM costs.

Learning objectives

  • Understand how Microsemi's Mixed signal Power Manager (MPM) can manage a mix of Analog and PMBus Digital Point of
  • Understand how Microsemi's MPM can speed development of your power supply sequencing design.
  • Understand how Microsemi's low power CSoC's can lower your overall system costs.


Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: embedded system design, embedded systems, computer system design, general-purpose computers, special-purpose computers, power analysis, power optimization, low power design, low-power design, Microsemi, EE Times Education & Training
336/38328 5/1/2012 527 86
Designer's Mall
4th Of July countdown banner
0.015625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.078125