Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Wednesday, May 22, 2013
Cypress USB3.0 Solution with Altera FPGA Evaluation Kit   Featured
Sponsor: Cypress Semiconductor Corp.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

June 27, 2012 -- In this webinar, you will get insights into hidden technical trade-offs and costs associated with current interfaces between image sensors, FPGAs and host processors in your imaging, machine-vision or data-acquisition system. You will then learn about an industry solution that has emerged to address these challenges: USB 3.0 SuperSpeed.

What attendees will learn

  • Common interfaces used in imaging, machine vision and data acquisition systems.
  • Technical trade-offs with these interfaces and the problems they cause: data compression and decompression issues, needs for extra glue logic, wasted processing power.
  • The USB 3.0 SuperSpeed solution to these challenges.
  • Trade-offs between various USB 3.0 SuperSpeed solutions (FPGA + PHY, FGPA + Peripheral Controller, etc.).


Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: embedded system design, embedded systems, computer system design, general-purpose computers, special-purpose computers, FPGAs, field programmable gate arrays, FPGA design, Universal Serial Bus, SuperSpeed USB, Cypress Semiconductor, EE Times Education & Training,
336/38686 6/27/2012 650 132


Designer's Mall
0.015625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.078125