Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Friday, May 24, 2013
Making Mobile SOC Device Design Easier with System IP   Featured
Sponsor: Sonics, Inc.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

August 21, 2012 -- There is growing demand for the complex SOCs driving the cloud computing revolution. More complex SOCs typically integrate many IP blocks from multiple vendors. At the same time, the IP blocks themselves are becoming increasingly complex, making efficient architecture planning, design implementation, integration and verification more and more difficult.

As a result, SOC architects are having a hard time executing flawless designs while meeting the schedule demands created by time-to-market pressures. Designers are inundated with critical concerns such as how do we deal with IP from multiple vendors? How do we test and verify that all of these blocks work together? How can we verify system performance? How can we optimize power? What is the impact on software?

This webinar will focus on how Sonics can help designers deal with these issues through the use of advanced System IP. System IP includes on-chip networks, memory subsystems, system performance analysis capability, and power management. Sonics will discuss how to use System IP to increase performance, significantly improve power management, decrease costs and accelerate time-to-market for complex SOCs.

Registrant will learn:
  • How to integrate and optimize multiple IP block for complex SOC designs to meet the requirements for system performance, power and cost.
  • How to efficiently support system testing and verification.
  • How to seamlessly integrate IP cores from multiple vendors.
  • How System IP can help accelerate your next design cycle.



Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: ASICs, ASIC design, IP, intellectual property, cores, on-chip interconnect, network-on-chip, NoC, Sonics, EE Times Education & Training
336/38944 8/21/2012 580 134


Designer's Mall
0.015625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.078125