Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 (664 Entries)
Accelerate System Design and Infrastructure Development Time with FPGA-Based Targeted Design Platforms Featured
Sponsor: Xilinx, Inc.Webcast Date: 7/14/2009

July 14, 2009 -- Base Targeted Design Platforms combine with optimized development tools to enable simpler and smarter design methodologies for creating FPGA-based system-on-chip solutions targeting a wide variety of markets and applications. FP ... read more

DMA for PCI Express on Xilinx Virtex-6 and Spartan-6 FPGAs Featured
Sponsor: Xilinx, Inc.Webcast Date: 7/7/2009

July 7, 2009 -- PCI Express has increased the chip-to-chip bandwidth possible for PCI based systems. With PCI Express v2.0, also commonly referred to as Gen2, becoming mainstream this year these bandwidth intensive applications can be tackled wi ... read more

Optimize Multicore Solutions with Model Driven Development Featured
Sponsor: Wind RiverWebcast Date: 6/30/2009
June 30, 2009 -- Multicore processors create challenges for software development. Embedded operating systems are being enhanced to support multicore environments but software developers also need advanced tools to help address multicore software de ... read more
Physical Verification: The Road Ahead
Sponsor: Mentor Graphics Corp.Webcast Date: 6/29/2009

June 29, 2009 -- Get on the road to faster debug, reduced variability and simpler, smaller checks and decks. This free web seminar will explain how your foundry, peers, and potential competitors have prepared themselves for the challenges of adv ... read more

Introducing PADS 9.0
Sponsor: Mentor Graphics Corp.Webcast Date: 6/26/2009

June 26, 2009 -- Think you know PADS? Attend this webinar and see how PADS, the most widely used desktop PCB layout system, provides much more than ever before in PADS 9.0. PADS still offers easy-to-use and powerful design capture and PCB design ... read more

Faster Power/Ground Grid Closure with In-Design Rail Analysis
Sponsor: Synopsys, Inc.Webcast Date: 6/25/2009

June 25, 2009 -- Finding power grid issues in the late stages of physical implementation can lead to painful rip-up and repair iterations. In-design rail analysis with PrimeRail provides a push button flow inside IC Compiler that enables you to ... read more

RFIC On-Chip Passive Modeling with EM (Electromagnetic) Simulation on Advanced CMOS Technology Nodes Featured
Sponsor: Agilent Technologies, Inc.Webcast Date: 6/25/2009

June 25, 2009 -- Companies migrating RFIC designs to advanced technology nodes and extended frequency ranges are facing rising concerns about the accuracy of passive RF device and interconnect models available in their design flow. High frequenc ... read more

Advanced Nonlinear Device Characterization Utilizing Nonlinear Vector Network Analyzer and X-parameters with Arbitrary Load Dependence Featured
Sponsor: Agilent Technologies, Inc.Webcast Date: 6/24/2009

June 24, 2009 -- This presentation will focus on Agilent's Nonlinear Vector Network Analyzer (NVNA) measurement capability as well as the application of X-parameters for the design and analysis of active components. The NVNA enables active devic ... read more

Direct Memory Access (DMA) on Xilinx Virtex-6 and Spartan-6 PCI Express Featured
Sponsor: Xilinx, Inc.Webcast Date: 6/23/2009

June 23, 2009 -- PCI Express has increased the chip-to-chip bandwidth possible for PCI based systems. With PCI Express v2.0, also commonly referred to as Gen2, becoming mainstream this year these bandwidth intensive applications can be tackled w ... read more

Achieving Predictable Success in FPGA Design Featured
Sponsor: Synopsys, Inc.Webcast Date: 6/18/2009

June 18, 2009 -- Join Synopsys for this three part webcast for serious FPGA designers. The sessions will introduce you to tools that provide more productive and predictable design and verification techniques. Part 1 - Synthesis and Timing Closur ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  1.217773