Page loading . . .

  
 Category: Vendor Seminars & Conferences: Conferences: Wednesday, June 19, 2013
International Conference on Design, Analysis and Tools for Integrated Circuits and Systems (DATICS-NPC)   Featured
Sponsor: Future Technology Research Association (FTRA)
Location: Gwangju  KOREA
 Printer friendly
 E-Mail Item URL

The International Conference on Design, Analysis and Tools for Integrated Circuits and Systems (DATICS-NPC12), September 6-8, 2012, was initially created by a network of researchers and engineers both from academia and industry in the areas of design, analysis and tools for integrated circuits and systems. Recently, DATICS has been extended to the fields of communication, computer science, software engineering and information technology. The main target of DATICS-NPC12 is to bring together software/ hardware engineering researchers, computer scientists, practitioners and people from industry to exchange theories, ideas, techniques and experiences related to all aspects of DATICS.

DATICS-NPC12 will be hosted by the 9th IFIP International Conference on Network and Parallel Computing (NPC 2012)



Go directly to sponsor site for complete conference details.

Keywords: ASICs, ASIC design, custom IC design, EDA, EDA tools, electronic design automation, International Conference on Design, Analysis and Tools for Integrated Circuits and Systems (DATICS-NPC), Future Technology Research Association International (FTRA)
351/38897 9/6/2012 801 166
Designer's Mall
4th Of July countdown banner
0.015625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
187.351  0.09375