SOCcentral: Industry Leaders Unveil Shared Vision for 20nm (Cadence Design Systems, Inc. 38329)

Category: Vendor Webcasts: Upcoming Webcasts:

Tuesday, May 21, 2013

Industry Leaders Unveil Shared Vision for 20nm Featured

Sponsor: Cadence Design Systems, Inc.
Webcaster: EE Times Education & Training

Printer friendly

E-Mail Item URL

May 1, 2012 -- In this webinar, industry leaders Cadence, TSMC, and ARM outline their visions for 20-nm silicon success and walk you through 20-nm challenges and offer their experiences, guidance, and recommendations to help you gain clarity on how to succeed at advanced-node design. Find out what it takes to enable foundry-optimized, higher-performance, lower-power designs at 20nm.

Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, Cadence Design Systems, EE Times Education & Training

336/38329 5/1/2012 531 91

Designer's Mall

0.015625

Search for:
Site Current Category
Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP

Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship

Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!

Mike Donlin
The Write Solution
Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL

Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design	Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog