Page loading . . .

  
 Category: News: News Archive 2004: Thursday, May 23, 2013
AIL, Ltd. Adopts Magma's SiliconSmart CR for Characterization of Its Low-Power Data Path Libraries   
 Printer friendly
 E-Mail Item URL

March 9, 2004 -- Magma Design Automation's Silicon Correlation Division today announced that AIL Co., Ltd. of Japan has adopted SiliconSmart CR for characterization and modeling of nanometer data path libraries. The implementation of SiliconSmart CR is part of an ongoing program to improve the accuracy of power models used during the development of AIL's low-power CPU, DSP and custom logic intellectual property (IP) products.

AIL is a technology-oriented company founded in 1995 through collaboration with Kobe University. It has developed its own LSI design methodology and holds several patents for low power arithmetic and datapath library technology, small layout area and high-speed LSI design. During recent months, AIL has delivered a matched filter core for the 3G cellular phone with a 25 percent reduction in power consumption and 33 percent smaller area than a conventional design, a read channel core for the DVD front end with a 40 percent faster operating speed, high-speed and low-power ARM CPU cores and numerous DSP cores.

The development of AIL's advanced power-conscious technologies requires the use of extremely complex arithmetic and data path cells specifically developed to meet the target established for each design or application. Used throughout the design to minimize power consumption, optimize performance or reduce die area, each cell requires models to drive the analysis tools. To be of value those models must return results that are closely correlated to production silicon.

Frustrated with the quality of analysis they were able to achieve using models generated with their existing characterization toolbox, AIL evaluated several commercially available solutions. To ensure the timely generation of high-quality models, AIL needed a characterization and modeling solution that was flexible to configure, scalable for optimum throughput, and that consistently delivered accurate power and timing models.

"Models drive the entire design and analysis process," said Mr. A. Sasaki, section manager of AIL Research and Development. "To make well-informed design trade-offs and consistently deliver successful products into the marketplace we must be able to perform accurate detailed analysis. For characterization and model generation of our low-power arithmetic and data path libraries we rely on SiliconSmart CR."

SiliconSmart CR provides AIL the flexibility to characterize its most complex arithmetic and data path cells with near-linear increases in throughput with each additional CPU and the model quality required. To ensure the accuracy of its timing and power models AIL makes full use of the state-dependent timing and power (switching, hidden and leakage) capabilities of SiliconSmart CR. Accurate models are ensured by SiliconSmart CR's complete analysis of cell switching behavior. This analysis is used to isolate every state-dependent hidden, switching and leakage power arc. This results in more accurate power characterization than simply performing power analysis during timing analysis. Since measuring power requires monitoring currents, more accurate simulator settings must be specified. To optimize overall performance SiliconSmart CR acquires power measurements independent of timing measurements in separate, high-accuracy simulations.

Go to the Magma Design Automation, Inc. website to find additional information.

E-mail Magma Design Automation, Inc. for more information.

Read more about
Magma Design Automation, Inc.
on SOCcentral.com


Keywords: Magma Design Automation,
550/4737 3/9/2004 1619 424


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  0.453125