Page loading . . .

  
 Category: News: News Archive 2004: Sunday, May 26, 2013
Accellera Announces Formation of Library Characterization and Interoperability Committee   Featured
 Printer friendly
 E-Mail Item URL

May 3, 2004 -- Accellera, has announced the formation of a technical subcommittee to improve electronic design library characterization and tool interoperability. Accellera's Harmony subcommittee will define the common library characterization dataset needed for IC implementation and equivalent representation of the same data in Synopsys' Liberty format and the IEEE Std 1603-2003 (Advanced Library Format (ALF)).

IEEE Std 1603 standardizes the language and semantic representation for design libraries. It supports RTL to GDSII descriptions of functional, electrical performance and layout views for technology libraries, scalable from cells to complex hierarchical design blocks.

Synopsys' widely used open library format, Liberty, includes the .lib, .plib, and SPM formats. Liberty is supported by more than 100 semiconductor vendors with more than 750 submicron libraries, and by more than 30 EDA vendors that supply over 75 production tools. It has evolved over 15 years along with technology and modeling needs and is a proven format, which can easily be extended to meet the needs of designers. Recent enhancements to Liberty include the addition of noise modeling capabilities, which will allow library suppliers and developers using this format to make their cell libraries ready for a comprehensive signal integrity flow for 130 and 90 nanometer designs.

The Harmony standard will improve EDA tool interoperability and reduce the need for tool-specific library extensions. It will specify the semantics of the library contents as well as a cross-reference between Liberty and ALF.

"Accellera welcomes every opportunity to extend our efforts to improve electronic design automation efficiency," noted Dennis Brophy, Chairman of Accellera. "Our Harmony group will improve design tool interoperability via a standard library format and address the challenges of next-generation semiconductor process technology characterization."

"The benefit of this work can be measured in cost reduction and improvements in quality of design libraries," added the technical subcommittee chairman, Dr. Wolfgang Roethig, Senior Design Engineering Manager, Design Solutions Center, NEC Electronics America, Inc., who initiated and leads this project. "With Liberty being the most widely used and ALF being the most comprehensive library format available to the industry, the technical subcommittee selected the strongest possible foundation for this project."

Participation in Accellera's Harmony subcommittee is open to all interested companies and individuals. To date, more than 12 companies are represented. These include Accellera members such as Artisan Components, Inc., Cadence Design Systems Inc., Mentor Graphics Corp., NEC Electronics America and Synopsys Inc., among others.

Go to the Accellera website to find additional information.

Read more about
Accellera
on SOCcentral.com


Keywords: Accellera,
550/5979 5/3/2004 1721 400
Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  0.484375