Page loading . . .

  
 Category: News: News Archive 2004: Saturday, May 18, 2013
Forte Announces Cynthesizer Behavioral Synthesis using SystemC  
 Printer friendly
 E-Mail Item URL

May 10, 2004 -- Forte Design Systems has introduced Cynthesizer, the first behavioral synthesis product to offer an implementation path from SystemC to RTL, verification, and co-simulation. Cynthesizer accelerates RTL delivery for integrated circuits and systems-on-chip by automatically generating optimized RTL code from a C++ / SystemC algorithmic description.

"The critical enablers for the electronics industry's move to the next design abstraction level are identical to those that enabled the transition from gate-level to RTL -- a viable language, simulation, and most importantly, synthesis," said Jacob Jacobsson, Forte's president and chief executive officer. "Forte's behavioral synthesis breakthrough enables the use of the next level of design abstraction and serves as an ESL catalyst by surmounting the complexity issues at 90 nm."

"With 10-100X fewer lines of code than RTL design, more and more project teams are starting their hardware designs at the behavioral level using C/C++ algorithms and SystemC models," said Brett Cline, Marketing Vice President at Forte. "With Cynthesizer, designers can take their existing algorithms and automatically create verified high quality RTL implementations in days rather than the months required with conventional RTL design."

Cynthesizer is the only behavioral synthesis tool to offer designers a complete, automated path from high-level algorithms to RTL, including synthesis, verification, and co-simulation. It will allow designers to investigate and automatically validate multiple RTL implementations based on user directives without modification to the original design. As a result, designers can use Cynthesizer to automatically produce RTL in days or weeks instead of months, with quality of results that often surpasses that of hand coded RTL.

Using un-timed high-level SystemC models, Cynthesizer automatically builds a fully timed RTL hardware implementation based on an external set of constraints created by the user. Designers can easily and quickly make tradeoffs in chip performance and area resulting in higher quality designs and superior IP reuse without modification of the design source. Cynthesizer outputs industry-standard RTL specifically targeted for a number of downstream flows and products, such as commonly used simulators and logic synthesis tools. By using Cynthesizer to control and customize the RTL results, designers eliminate many issues inherent to conventional RTL design flows, such as design intent errors, poor quality of results and timing closure problems.

Cynthesizer includes a combination of behavioral synthesis functions: automation of tasks such as operation scheduling, cycle timing, control and data path design, resource allocation and RTL generation. Cynthesizer also includes a complete automation and verification package which allows results to be immediately verified by reusing a test-bench with high-level design models, generated RTL, and gate-level models.

Forte has also announced two new Cynthesizer customers: Ricoh and Sony. Cynthesizer is already being used for production designs.

Pricing and Availability

Cynthesizer is available today on both Linux and Solaris platforms. Pricing starts at $250,000 per year for a time-based license.

Go to the Forte Design Systems, Inc. website for details.

E-mail Forte Design Systems, Inc. for more information.

Read more about
Forte Design Systems, Inc.
on SOCcentral.com


Keywords: Forte Design Systems,
550/6194 5/10/2004 1676 363


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  0.46875