Page loading . . .

  
 Category: News: News Archive 2004: Wednesday, May 22, 2013
Altera Stratix Devices Enable Broadband Physics' SDM Technology  
 Printer friendly
 E-Mail Item URL

May 10, 2004 -- Altera Corp. and Broadband Physics have announced that Altera's programmable logic solutions enabled the implementation of Broadband Physics' Sub-band Division Multiplexing (SDM) technology to increase digital capacity from cable networks. SDM is a mathematical innovation that delivers up to three times the digital capacity and the lowest cost of transport compared to alternative cable broadband implementations including Quadrature Amplitude Modulation (QAM) and Ultra Wideband (UWB).

Broadband Physics is bringing to market a new modulation called Sub-band Division Multiplexing (SDM). The company's SDM innovation provides a leap over existing technology by cost effectively releasing more digital capacity at higher performance from existing last-mile networks. The company is initially focused on cable networks. For cable, SDM's highest RF bandwidth efficiency combined with low implementation costs provides up to a 7x gain in value of digital transport capacity value gain for the cable operator. SDM increases head-end density (reduces footprint) and increases digital downstream rates in the set-top box and cable modem to speeds approaching 200-Mbps for the same cost as existing 30-42Mbps technologies.

Broadband Physics relied on Stratix FPGAs to deliver the performance required for this application, and also saved months of development time by taking advantage of the Stratix edition of Altera's DSP development kit. "We needed the highest-performance FPGAs to handle the mathematically-intensive SDM transforms and processing that are at the heart of this new technology," said Tracy Hall, Broadband Physics' director of systems engineering. "Not only did Stratix FPGAs deliver the DSP performance we needed, but we also cut our development time by at least a quarter and saved thousands of dollars in engineering costs by leveraging Altera's Stratix DSP development board and DSP MegaCore intellectual property functions."

Stratix FPGAs are employed by Broadband Physics in both their cable headend system that transmits signals across the cable, and in the demonstration set-top box that receives the data. The prototype systems include Stratix DSP development boards as part of the actual hardware implementation.

Hall continued, "Altera's Stratix DSP development board contains many of the features that we would have designed in ourselves. As a result, we were able to save a considerable amount of engineering effort by integrating it into our prototype system. As we develop this technology further, we look forward to even greater performance gains by using Stratix II FPGAs. Additionally, we plan to realize substantial costs savings through Altera's HardCopy structured ASICs, which will broaden the reach of our technology."

Go to the Altera Corp. website to find additional information.

E-mail Altera Corp. for more information.

Read more about
Altera Corp.
on SOCcentral.com


Keywords: Altera, Broadband Physics,
550/6239 5/10/2004 2096 407


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  0.46875