Page loading . . .

  
 Category: News: News Archive 2004: Wednesday, June 19, 2013
PLDApplications Partners with Denali for PCI Express Core Products  
 Printer friendly
 E-Mail Item URL

May 14, 2004 -- Denali Software, Inc. and PLDApplications (PLDA) have announced an agreement to use Denali's PureSpec verification intellectual property (IP) in the development and deployment of its PCI Express core products. Through the agreement, PLDA uses Denali's PureSpec product as a key solution for verifying the functionality of the PLDA core designs, and for ensuring efficient integrations of the core for its customers.

"Our customers are asking for PureSpec, and have come to know it is one of the best-in-class solution for verifying PCI Express compliance and interoperability," remarks Arnaud Schleich, vice president of sales and marketing at PLDA. "Denali is synonymous with interface verification. It offers strong tools and technology to not only verify that our IP is of the highest quality, but also to ensure an efficient integration in our customers' designs."

PLDA PCI Express complete solution comes with a development package composed of a modular and highly configurable core, a standardized verification process, a multiplatform GUI (wizard), a complete software design kit, a reference design as well as full documentation set.

An optional development board, called "XpressBridge prototyping board," can also be part of the package to allow PCI-X to PCI Express and reverse designs, interoperability testing and any bridging combinations between PCI Express, PCI-X/PCI and Gigabit Ethernet links.

Adds David Lin, Denali's vice president of product marketing: "With more than 400 licensees worldwide, PLDA has an impressive track record for delivering PCI/PCI-X cores, and they are now addressing PCI Express technology. Denali has great respect for the PLDA team, and we are now working together to deliver complete solutions for PCI Express that fit the customer requirements, and integrate seamlessly in their design environment."

PLDA PCI Express IP core is highly flexible and configurable and targets all implementations: Root complex, Endpoint, Switch upstream and downstream, forward and reverse Bridge. It includes MAC, data link and transaction layers. Not only its configurable and flexible architecture is independent of application logic, PHY designs and implementation tools but it is also completely independent of the target technology: a few precise modules are optimized for each technology to target. This solution allows the licensees to easily migrate among FPGA, Structured ASIC and Standard cell technologies optimally.

Go to the Denali Software, Inc. website to find additional information.

E-mail Denali Software, Inc. for more information.

Read more about
Denali Software, Inc.
on SOCcentral.com


Keywords: Denali Software, PLDApplications,
550/6442 5/14/2004 1386 292
Designer's Mall
4th Of July countdown banner
0.40625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  0.4375