Page loading . . .

  
 Category: News: News Archive 2004: Thursday, May 23, 2013
Indesign Picks Actel FPGAs for Wireless High-Fidelity Streaming Audio Platform  
 Printer friendly
 E-Mail Item URL

September 27, 2004 -- Actel Corp. has announced that its flash-based FPGAs were selected by Indesign, an electronic design engineering company, for use in Indesign's JS-2 Wireless High-Fidelity Streaming Audio Platform. Indesign's JS-2 system provides a CD-quality, near zero latency, wireless audio link between an audio source and speakers, headphones or other high-fidelity audio components. Indesign selected Actel's single-chip, live at power-up ProASIC Plus FPGAs to serve as the receiver-side baseband processor and perform various system control functions between the baseband processor and the CODEC. The ProASIC Plus devices also serve as an interface for configuring components in the radio subsection of the JS-2 wireless system.

"Because our JS-2 system uses proprietary, patent-pending signalling algorithms to deliver the right balance of high data rate and extended range, we needed a solution that would protect our intellectual property, yet still offer the ability to change the design to meet a customer's specifications," said Jerry Gotway, president of Indesign. "Virtually impossible to copy or reverse engineer, Actel's ProASIC Plus flash-based FPGAs gave us increased security compared to a hardwired ASIC, with all of the flexibility typically associated with a programmable device."

Martin Mason, director of flash product marketing at Actel, said, "Indesign has a solid reputation for delivering innovative electronic products for its customers in the consumer, medical, military and communications markets. In addition to providing Indesign with design security, our single-chip ProASIC Plus FPGAs allowed Indesign to reduce its overall system component count versus using an SRAM-based FPGA, leading to savings in system cost and board space."

Indesign's patent-pending baseband processor is implemented using an APA075 device from Actel's ProASIC Plus family. The receiver baseband processor performs many system functions including communication with the radio frequency (RF) section, forward error correction and interface with the CODEC. Together with a state-of-the-art radio, the system delivers 96dB of dynamic range and 20Hz to 20kHz frequency response with less than one msec of latency. Given the cost savings and security benefits that Indesign has realized using Actel devices, the company plans to implement future versions of its transmitter baseband processor using Actel devices as well.

Protecting intellectual property is paramount to a company's success in the marketplace. For increased design security, Actel's ProASIC Plus devices include the FlashLock feature, whereby special security keys are hidden throughout the fabric of the device to prevent internal probing and overwriting. The keys are located in such a way that they make both invasive and subtler, non-invasive attacks against the ProASIC Plus FPGAs very difficult. The secure ProASIC Plus devices are virtually immune from over- building during manufacturing or from cloning once the final system has shipped.

Go to the Actel Corp. website to find additional information.

E-mail Actel Corp. for more information.

Read more about
Actel Corp.
on SOCcentral.com


Keywords: Actel, Indesign, FPGAs,
550/9115 9/27/2004 1598 290


Designer's Mall
0.4379883



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  0.5151367