Page loading . . .

  
 Category: News: News Archive 2004: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 (1178 Entries)
AMI Semiconductor Launches XPressArray-II for Conversion of High-Density FPGAs and Design of Mid-Density ASICs 

September 27, 2004 -- AMI Semiconductor (AMIS), has announced its XPressArray-II (XPA-II) product, the newest addition to the XPressArray structured ASIC family. Based on a hybrid fabrication process, XPA-II combines advanced 0.15-micron TSMC pr ... read more

Freescale Semiconductor's Royalty-Free SmartDSP OS Streamlines Application Design 

September 27, 2004 -- Freescale Semiconductor, Inc. has introduced the SmartDSP operating system, a royalty-free, real-time operating system (RTOS) optimized to help DSP developers efficiently migrate their system platforms across Freescale's sc ... read more

Technically Speaking Offers Free Multimedia HDL Training Course Trial 

September 27, 2004 -- Technically Speaking announced today that it is introducing PracticalHDL, a desktop multimedia hardware description language (HDL) training course that offers interactive, self-paced learning with access to the world's most ... read more

LSI Logic Breaks Key DSP Metrics with New Ultra Low Cost, Low-Power Standard Product 

September 27, 2004 -- LSI Logic Corp. has announced the addition of an ultra low cost standard product to its ZSP LSI403 digital signal processor (DSP) chip family. Selected as one of the "hottest new products and technologies for 2004" by the G ... read more

BAE Systems and Celoxica Unveil Real-Time Adaptive Systems Technology for Automotive Market 

September 27, 2004 — BAE Systems, Celoxica, Ltd. and Medius, Inc. have announced a novel software approach to sensor integration that allows for optimized performance and dramatic cost reduction for cruise control, collision avoidance and other ... read more

Conexant Launches Family of High-Definition Television Decoders for Set-Top Boxes 

September 27 -- Conexant Systems, Inc. has unveiled a new family of decoders for high-definition television (HDTV) set-top boxes (STBs) with support for personal video recorder (PVR) applications deployed in digital satellite, cable or t ... read more

QuickLogic Reference Design Kit Lets Engineers See "How Low They Can Go" 

September 27, 2004 -- QuickLogic Corp. has announced a Reference Design Kit (RDK) for low-power designs that uses the company's Eclipse II FPGAs. The Low Power RDK, comprising hardware and software tools, lets designers directly measure actual ... read more

OCP-IP Sponsors 2nd International SoC Conference 

September 22, 2004 -- Open Core Protocol International Partnership, (OCP-IP), is co-sponsoring the 2nd International System-on-Chip (SoC) Conference, a highly targeted and focused conference addressing the entire SoC-related chain, including sem ... read more

Aplac Makes New Connection for RF-IC Design Flow 

September 22, 2004 -- Connecting APLAC RF simulation and analysis power with Cadence and Mentor Graphics IC design tools, APLAC Solutions is now unveiling the RF-IC Design Link to enhance RF-IC design flow.

APLAC's RF-IC Design Flow system ... read more

LSI Logic Adds High Speed USB 2.0 Host Controller Core to IP Library 

September 22, 2004 -- LSI Logic Corp. has announced the immediate availability of the CW000026 USB 2.0 Host Controller core through the LSI Logic CoreWare intellectual property (IP) library. Fully compliant with the USB 2.0 Enhanced Host Control ... read more

Mentor Graphics Offers New Libraries for PADS PCB Design Customers 

September 22, 2004 -- Mentor Graphics Corp. has established business agreements with Optimum Design Associates (Optimum) and PCB Libraries to make their libraries available for use with the Mentor Graphics PADS PCB design flow. These agreements ... read more

DVCon 2005 Paper, Panel and Tutorial Proposals due Monday, September 27 

September 22, 2004 -- The 2005 Design and Verification Conference (DVCon) sponsored by Accellera will continue to accept panel, paper and tutorial submissions through September 27, 2004. The conference and exhibition will be held February 14-16 ... read more

Kawasaki MicroelectronicsJoins Open Core Protocol International Partnership (OCP-IP) 

September 21, 2004 -- Open Core Protocol International Partnership (OCP-IP) today announced that Kawasaki Microelectronics (K-Micro) has joined the organization. Utilizing OCP technology allows K-Micro’s customers to reduce design times, risks a ... read more

NemeriX Licenses CEVA GPS 4000 IP and Announces Assisted GPS Chipset Targeting Mobile Phone Market 

September 21, 2004 -- NemeriX, a developer of low-power RF and baseband silicon and software positioning platforms, and CEVA, Inc. have announced a collaboration that will result in a new chipset targeting the indoor GPS market. The new product, ... read more

AnsoftLinks Adds Support For Mentor Graphics' Expedition PCB Design Software 

September 21, 2004 -- Ansoft Corp. has announced AnsoftLinks v3, software that streamlines data flow from popular EDA vendor software into Ansoft's products. The latest version features a new translator for Mentor Graphics Expedition and an enha ... read more

Atheros Communications Adopts Synopsys NanoSim for Wireless Chip Verification 

September 20, 2004 -- Synopsys, Inc. today announced that Atheros Communications, Inc., a provider of wireless LAN chipsets, has adopted Synopsys' NanoSim for RF front-end circuits verification of its AR5005G single-chip wireless solution. The c ... read more

Philips and Xilinx Collaborate on Design of Low Cost PCI Express Solutions 

September 20, 2004 -- Royal Philips Electronics and Xilinx, Inc. have announced plans to cooperate in the design of semiconductor hardware and intellectual property related to the PCI Express interface. The collaboration is expected to result in ... read more

Xilinx Simplifies Embedded Processing Design With New 6.3i Platform Studio 

September 20, 2004 -- Xilinx, Inc. has announced the new version 6.3i of the Platform Studio or system-level embedded processing design on Xilinx Platform FPGAs. The Platform Studio tool suite automates a host of architecture-level design steps ... read more

Wolfson Microelectronics Chooses Verific HDL Component Software 

September 20, 2004 -- Wolfson Microelectronics, a supplier of mixed-signal semiconductors for the digital consumer electronics market, is using software from Verific Design Automation, Inc. as part of its internal design environment.

The ... read more

Daewoo Selects LSI Logic DiMeNsion Processor for DVD/VCR Recorder Product Line 

September 20, 2004 -- LSI Logic Corp. announced today that Daewoo Electronics has developed its latest DVD/VCR recorder product line based on the second-generation LSI Logic DiMeNsion DVD recorder system processor, the DMN-8602.

"By leve ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  2.140625