Page loading . . .

  
 Category: News: News Archive 2004: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 (1178 Entries)
Spreadtrum Communications Launches 3G Standard Chipset Using JEDA Technologies Verification Tool Set 

December 8, 2004 -- JEDA Technologies has announced the successful launch of Spreadtrum Communications' multi-mode TD-CDMA/GSM/GPRS chipset solution SC8800 for mobile terminal markets. Spreadtrum SC8800 is the world's first single baseband solu ... read more

eASIC Wins a Place in "Top 100 Most Innovative Companies" by Red Herring 

December 7, 2004 – eASIC Corp. has been awarded "Top 100 Most Innovative Companies" by Red Herring, Inc. The top 100 innovators were selected after a long and rigorous process of evaluating more than 1,200 entries. The Red Herring editorial ... read more

QualCore Logic Adds Serial ATA, SerDes Cores to Product Portfolio 

December 7, 2004 --QualCore Logic has added two new intellectual property (IP) cores to its product portfolio. The first is a digital Serial ATA Host Controller with OCP Interface. The second is high-speed analog dual serializer/deserializer (S ... read more

Altera and Leading Power Management Vendors Provide Complete Power Solutions for Stratix II FPGAs 

December 7, 2004 -- Altera Corp., in conjunction with Bellnix, Linear Technology, National Semiconductor, Texas Instruments, and Volterra Semiconductor announced today the availability of a complete power management solution for customers using ... read more

CEVA and SRS Labs Sign Collaborating to Enable SRS Technologies for Wireless and Multimedia Markets 

December 7, 2004 -- SRS Labs, Inc. today announced that CEVA has signed a new strategic collaboration agreement with SRS Labs to market and deliver key SRS audio and voice technologies to CEVA's DSP licensees. The companies have just released SR ... read more

National Semiconductor Provides Optimized Power Management Solutions for Altera's FPGAs and CPLDs 

December 7, 2004 -- National Semiconductor Corp. has announced a set of comprehensive design tools that pairs National's high-performance power management solutions with FPGAs and CPLDs from Altera Corp.

A software tool, design guide and ... read more

Chartered Strengthens 0.13-Micron and 0.18-Micron Solutions with Enhanced Design Services Alliance Program 

December 6, 2004 -- Chartered Semiconductor Manufacturing has added three new members to its Design Service Alliances Program: Dai Nippon Printing Co., Ltd. (DNP) as a turnkey solutions provider from design to tested packaged chips; IBM Enginee ... read more

MIPS Technologies Licenses High-Performance MIPS32 24K Core Family to Micronas 

December 6, 2004 -- MIPS Technologies, Inc. today announced that Micronas, a leading supplier of semiconductors to the consumer electronics market, has licensed the MIPS32 24K family of processor cores.

Micronas has been a MIPS Technologi ... read more

Synopsys Announces First Fully Released Verification IP for the AMBA 3 AXI Standard  Featured

December 6, 2004 -- Synopsys, Inc. has announced the general availability of the industry's first verification intellectual property (VIP) suite for the AMBA 3 AXI protocol. The DesignWare VIP for the AMBA 3 AXI protocol, created thro ... read more

Altera's Quartus II Version 4.2 Delivers Increased FPGA and CPLD Performance 

December 6, 2004 -- Altera Corp. is shipping version 4.2 of its Quartus II design software. Quartus II software version 4.2 delivers an average of 39 percent higher performance on 90-nm Stratix II FPGAs when compared to Virtex-4, 60 percent on 9 ... read more

Actel Introduces Enhanced Low-Cost Starter Kit for Flash-Based FPGAs 

December 6, 2004 -- Actel Corp. has announced the availability of an enhanced low-cost starter kit for its family of flash-based, reprogrammable ProASIC Plus FPGAs. Without raising the cost of the starter kit, Actel now offers designers an evalu ... read more

DATE Receives Record Number of Submissions 

December 6, 2004 -- DATE, Europe's premier conference and exhibition for Electronic Design, Automation and Test, has received all-time record submissions to the conference program. For the 2005 event, which takes place in Munich at ICM, from Mar ... read more

Azul Implements High-Speed Chip with Cadence Encounter 

December 1, 2004 -- Cadence Design Systems, Inc. today announced that fabless design house Azul Systems has successfully implemented a high-density, high-speed design using the Cadence Encounter digital IC platform and RTL Compiler. With the Enc ... read more

Synopsys to Acquire Nassda  Featured

December 1, 2004 -- Synopsys, Inc. has signed agreements to acquire Nassda Corp. in an all-cash transaction and, subject to the closing of the acquisition, to settle all outstanding litigation by Synopsys against Nassda and certain Nassda office ... read more

Electronics Workbench Launches Multisim 8 Circuit Design and Simulation System 

December 1, 2004 -- The new, cost-effective and easy-to-use Multisim 8 takes advantage of today’s higher performing computers and modern software architecture. In Electronics Workbench’s benchmark studies, Multisim 8 provides an almost 50% times ... read more

3Plus1 Technology, AccelChip Inc., Hantro Products, and Synfora Join Open Core Protocol International Partnership 

December 1, 2004 -- Open Core Protocol International Partnership (OCP-IP) today announced that four new members are joining the organization, including: 3Plus1 Technology, a fabless semiconductor company based in Saratoga, CA; AccelChip Inc., a ... read more

Cadence Joins with IBM to Launch Power.org 

December 1, 2004 -- Cadence Design Systems, Inc. is collaborating with IBM to launch Power.org, an open standards community that will help IC designers develop system-on-chips (SoCs) using the IBM PowerPC architecture. Power.org is de ... read more

Magma Delivers Third-Generation Routing Technology for Nanometer Designs 

November 30, 2004 -- Magma Design Automation, Inc. today announced that NEC Electronics America, Inc. has successfully verified a multimillion-instance nanometer design using Version 4.2 of the Blast Fusion physical design system that incorporat ... read more

Zuken Upgrades VISULA Enterprise PCB Design Suite 

November 30, 2004 -- Zuken has announced a major productivity upgrade to its VISULA enterprise-wide printed circuit board (PCB) design suite. In addition to ease-of-use enhancements, the updated tool suite, VISULA 7.0, now features an embedded P ... read more

Sasken Develops Reference Flow Based on Synopsys' Galaxy Design Platform 

November 30, 2004 -- Synopsys, Inc. today announced that Sasken* has used Synopsys' Galaxy Design Platform to develop a reference flow to enhance the implementation and signoff process for its complex designs.

"With Synopsys' Galaxy Desig ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  2.140625