Page loading . . .

  
 Category: News: News Archive 2004: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 (1181 Entries)
CEVA Launches Xpert-Palm 

May 24, 2004 -- CEVA, Inc. has launched Xpert-Palm, a licensable DSP system-on-chip platform built around CEVA's Palm DSP core. CEVA-Palm DSP exploits a parallel DSP architecture, architecture accelerators (e.g. Viterbi, FFT) and variable data w ... read more

Celoxica Releases C Synthesis Toolkit for Altera SOPC Builder 

May 24, 2004 -- Celoxica, Ltd. has announced availability of the DK Accelerator for Altera's SOPC Builder. The DK Accelerator generates FPGA hardware components directly from Handel-C descriptions for use in the SOPC Builder system development t ... read more

Cadence and EMA to Provide Free ActiveParts Online Database for OrCAD Customers 

May 24, 2004 -- Cadence Design Systems, Inc. and EMA Design Automation, a full-service solutions provider dedicated to the EDA marketplace, today announced that they will provide the ActiveParts Online Database free to all existing OrCAD Capture ... read more

Blue Pearl Software to Automate the Process of RTL Closure for IC and Electronic System Design 

May 24, 2004 -- Blue Pearl Software, Inc. has been launched to automate the process of RTL closure for IC and electronic system design. Blue Pearl provides ASIC, structured ASIC and FPGA designers with functional design closure by checking com ... read more

Prolific Extends Capabilities in ProTiming to Enable Signal Integrity Closure 

May 24, 2004 -- Prolific, Inc. today announced that ProTiming, a tool for design optimization, has now extended its capabilities to enable signal integrity (SI) repair in the IC implementation flow.

To achieve this, ProTiming uses the cap ... read more

Real Intent's Formal Assertion-Based Verification Software Verifies ATI's Radeon Graphics Chips 

May 21, 2004 -- ATI Technologies, Inc. has deployed Real Intent's Verix software to verify several Radeon chips, the latest in its highly successful family of graphics products. ATI Technologies designs and implements industry-leading high-perfo ... read more

Leopard Logic Selects True Circuits IP for Gladiator CLD Configurable Logic Devices 

May 20, 2004-- True Circuits, Inc. (TCI) announced today that Leopard Logic has implemented multiple True Circuits PLL and DLL hard macros in its new Gladiator CLD family of configurable logic devices, which feature a unique combination of mask- ... read more

Altera Introduces Nios II Integrated Development Environment 

May 19, 2004 -- Altera Corp. has announced the immediate availability of the Nios II integrated development environment (IDE), based on the open and extensible Eclipse platform. This platform has become the preferred development framework among ... read more

Accelerated Technology Announces First Commercial RTOS and Development Tools for Altera's Nios II Embedded Processors 

May 19, 2004 -- Accelerated Technology, the Embedded Systems Division of Mentor Graphics Corp. has announced the first commercial RTOS and development tools support for the new Nios II embedded processor family from Altera Corp. The Nucleus soft ... read more

UMC Achieves 30% Performance Enhancement on 45nm Transistors Through Substrate Engineering 

May 19, 2004--UMC announced that its research and development team has achieved a significant performance enhancement on 45nm p-channel transistors through substrate engineering. UMC's engineers have implemented a new substrate crystalline orientation ... read more

TI's DSL and DSPs Enable Video Network's HomeChoice IP-based On-Demand Internet and TV Service 

May 19, 2004 -- Interactive TV provider Video Networks, Ltd. and Texas Instruments, Inc. today announced that Video Networks has chosen TI's latest DSP-based TMS320DM642 digital media processor and AR7 single-chip DSL router solution for its upc ... read more

Marvell Announces First Family of High Performance Embedded Microprocessors Using the ARM Architecture 

May 19, 2004 -- Marvell and ARM today announced that Marvell has signed a full architectural licensing agreement that enables them to produce a new family of high performance, proprietary embedded microprocessors that will fully run the ARM arc ... read more

FishTail Design Automation Signs Toshiba's System LSI Division 

May 19, 2004 -- FishTail Design Automation, Inc. today announced that Toshiba's System LSI Division has purchased the company's Focus product, a tool for generating false and multi-cycle paths, for use in its System LSI chip-implementation proj ... read more

Fujitsu Licenses Mentor Graphics 10 Gigabit Ethernet MAC Solution 

May 19, 2004 -- Mentor Graphics Corp. has announced the licensing of its A-XGMAC 10 Gigabit Ethernet Media Access Controller (MAC) by Fujitsu Laboratories of America, Inc.

Recently, Fujitsu Microelectronics America and Fujitsu Laboratories ... read more

eDFX Services Selects Valor's High-End DFM Solution 

May 19, 2004 -- Valor Computerized Systems today announced that eDFX Services, Inc., an electronics design outsourcing firm, selected Valor's Trilogy 5000 pre-production engineering solution to expand its service offering with high-end DFM (Des ... read more

DCI Adopts Allegro for PCB Design 

May 18, 2004 -- Dimensions Consulting, Inc. (DCI) has adopted Cadence Design System's Allegro tools for high performance ATE printed-circuit board (PCB) design. The company also announced that it will begin offering simulation services for pre- ... read more

Tensilica Unveils Next-Generation Xtensa LX Processor Core 

May 18, 2004 – Tensilica, Inc. has unveiled its next-generation Xtensa LX configurable processor featuring both higher computational throughput and dramatically higher I/O (input/output) bandwidth. Tensilica claims that this performance, comb ... read more

QuickLogic Ships Eclipse II FPGA Low Power CPLD Alternative 

May 18, 2004 -- QuickLogic Corp. has announced the production availability of two additional members of the Eclipse II µWatt FPGA family, the QL8025 and QL8050. The QL8025 has 47K logic gates and the QL8050 has 64K logic gates. Both devices inc ... read more

Tensilica's Xtensa LX Beats other 32- and 64-bit Processor Cores on EEMBC Consumer "Out of the Box" Benchmark 

May 18, 2004 -- Tensilica, Inc.'s new Xtensa LX configurable processor core has received the highest certified out-of-the-box score ever recorded for any 32-bit or 64-bit processor core tested against the Consumer benchmark suite of the Embedded ... read more

Xilinx FPGA Processor Solutions Deliver 10X Advantage for Embedded Systems Designers 

May 18, 2004 -- Xilinx, Inc. has announced independent third-party test results for the 32-bit MicroBlaze processor platform running Accelerated Technology's Nucleus RTOS. The Accelerated Technology tests reaffirm the order of magnitude performa ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  2.108887