Page loading . . .

  
 Category: News: News Archive 2004: Friday, May 24, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 (1178 Entries)
Magma Enhances Blast Rail, Blast Noise, Built-in Extraction and Delay Calculation Engines 

May 17, 2004 -- Magma Design Automation, Inc. has announced enhancements to its embedded analysis engines -- including extraction based on the QuickCap high-accuracy delay calculation -- and to the Blast Noise signal integrity and the Blast Rail ... read more

AVID Electronics Licenses MoSys' 1T-SRAM Embedded Memory 

May 17, 2004 -- MoSys, Inc. and AVID Electronics, a fabless SOC company, announced that MoSys will license its 1T-SRAM embedded memory technology to AVID Electronics.

Reduced power consumption and high performance are crucial to the cons ... read more

Synopsys Delivers Galaxy 2004 with Significant Performance, Capacity and Yield Enhancement Features 

May 17, 2004 -- Synopsys, Inc. has announced the release of Galaxy 2004, a major upgrade to its design platform that delivers across-the-board improvements in run-time, capacity, quality-of-results (QoR), silicon technology support and turn-arou ... read more

Sigrity Enters High-Speed IC Market with Power Integrity Solution 

May 17. 2004 – Sigrity, Inc. has introduced XcitePI, a tool that performs dynamic simulation of the full-chip power grid structure with package effects to determine the severity of power integrity issues.

“Many companies face daunting sign ... read more

Dolphin Technology Endorses Legend Design's MSIM Circuit Simulator for Signal Integrity Analysis 

May 17, 2004 -- Dolphin Technology, Inc. and Legend Design Technology, Inc. have announced that Dolphin Technology successfully validated Legend's circuit simulator MSIM for signal integrity analysis of high-speed IO circuits, and timing and pow ... read more

AWR Announces Analog Office 2004 Next-Generation Analog and RFIC Design System 

May 17, 2004 -- AWR Corp. has announced Analog Office 2004 software for next-generation analog and radio-frequency integrated circuit (RFIC) designs. This latest version of Analog Office, specifically architected and optimized from the ground u ... read more

Averant Announces Significant Update to Solidify 

May 14, 2004 -- Averant, Inc. has announced the release of Solidify 3.0 with a new proof engine capable of running some properties orders of magnitude faster than prior versions, resulting in increased productivity and extending the applicabilit ... read more

PLDApplications Partners with Denali for PCI Express Core Products 

May 14, 2004 -- Denali Software, Inc. and PLDApplications (PLDA) have announced an agreement to use Denali's PureSpec verification intellectual property (IP) in the development and deployment of its PCI Express core products. Through the agreeme ... read more

GDA Technologies Licenses its 10 Gigabit and 1 Gigabit Ethernet MAC IP Cores to inSilica 

May 14, 2004 -- GDA Technologies, Inc. has licensed its 10 Gigabit (XGEMAC) and 1 Gigabit (GEMAC) Ethernet MAC IP cores to inSilica, Inc., a supplier of customer specific SoC solutions. XGEMAC is claimed to be the industry's first UNH_IOL compl ... read more

Lattice Mixed-Signal Power Manager Devices Simplify Thales' System Design 

May 13, 2004 -- Lattice Semiconductor Corp. announced that Thales, a maker of electronics for the aerospace, defense and IT & services industries, has chosen the Lattice ispPAC Power Manager devices for its signal and image processing system ba ... read more

Rambus and Denali to Provide Complete DDR Memory Controller Design Solutions 

May 13, 2004 -- Rambus, Inc. and Denali Software will jointly provide DDR memory controller design solutions. Combining Rambus drop-in DDR interface cells with Denali's Databahn DDR controller IP provides chip designers with an integrated desig ... read more

VeriSilicon and Denali Team to Deliver DDR Memory Interface Solutions for China-based Wafer Foundries 

May 13, 2004 -- VeriSilicon Holdings Co., Ltd., an IP and design service provider for China-based wafer foundries, and Denali Software thave announced a partnership to provide silicon-proven memory interface solutions for those foundries.

... read more

Simtek Adopts Calibre xRC for Parasitic Extraction 

May 12, 2004 -- Mentor Graphics Corp. has announced that Calibre xRC, Mentor's parasitic extraction solution for nanometer design, has been adopted by Simtek Corp. for its high performance nonvolatile memory designs. Calibre xRC was chosen for ... read more

Mentor Graphics Announces the Availability of Calibre on the OpenAccess Database 

May 12, 2004 -- Mentor Graphics Corp. has announced that the Calibre design-to-silicon platform is now integrated with the OpenAccess database. This integration marks a key milestone in the ongoing joint engineering development between Mentor an ... read more

Synopsys and Philips Announce New Philips' CoolFlux DSP Core to be Distributed in Synopsys' DesignWare Library 

May 11, 2004 -- Synopsys, Inc. and Philips are collaborating to give designers access to Philips' ultra-low power CoolFlux DSP core through Synopsys' DesignWare Star IP program. The CoolFlux DSP is the first DSP core in the DesignWare Star IP p ... read more

RF Engines and Acqiris Announce High Speed Digitizer Design And Processing Cores 

May 11, 2004 -- RF Engines, Ltd. (RFEL) and Acqiris of Geneva, Switzerland, have announced details of a new high speed digitizer design and processing core.

RFEL is supplying a complete system-on-chip design for one of Acqiris's new high- ... read more

Nassda's HSIM Adopted by Kilopass Technology for CMOS-Only Non-Volatile Embedded Memory Development 

May 11, 2004 -- Nassda Corp. today announced that Kilopass Technology, Inc. has adopted Nassda's HSIM hierarchical simulator and analysis tool for use in the development of Kilopass's CMOS-only non-volatile embedded memory IP -- XPM, Super Perma ... read more

Anasift Broadens Analog Optimization to Cover All Linear Analog Circuits 

May 11, 2004 -- Anasift Technology, Inc. has announced the release of AMPSO version 2.1 expanding AMPSO's optimization capabilities to cover virtually all linear analog circuits including operational amplifiers, analog buffers, comparators, band ... read more

Accelerated Technology's Nucleus RTOS Now Available for ARM11 Core Applications 

May 11, 2004 -- Accelerated Technology has announced a new release of the Nucleus real-time operating system (RTOS) for developers using the ARM11 family of processors. Responding to the needs of SoC developers, Accelerated Technology has provid ... read more

OEA Validates Legend's MSIM Circuit Simulator 

May 11, 2004 -- OEA International, Inc. (OEA) and Legend Design Technology, Inc. have announced that OEA has entered partnership with Legend, and successfully qualified Legend's circuit simulator MSIM for interconnect modeling with inductances a ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  2.59375