Page loading . . .

  
 Category: News: News Archive 2006: Saturday, May 25, 2013
Chipidea Extends IP Portfolio for Video Aapplications with 210-MHz Analog Front-End  
 Printer friendly
 E-Mail Item URL

March 21, 2006 -- Chipidea Microelectronica, SA has introduced a new 210-MHz analog front-end (AFE) in 0.13µm CMOS technology. This AFE with only 2.75mm² is the most recent IP for high-end PC-Graphics applications. A similar AFE in 0.18µm CMOS has already been silicon proven. The IP was taped-out in a testchip to UMC, and is available upon request in other processes or lower technology nodes with no need for analog options.

The CI7724ul is a complete AFE interface for Video systems supporting analog interfaces as for flat panel displays, digital TV and Video projectors. It captures the analog RGB or YUV graphic signals generated on a PC or other device, and converts them into three 8-bit digital codes at a rate of up to 210MSPS. Besides the 4:4:4 output format, 4:2:2 is also supported. The AFE supports composite synchronism separation, as well as SOG extraction. The extracted HSYNC signal is used to internally generate a low jitter, programmable sampling clock suitable for all the common display resolutions and refresh ratios. The large analog input bandwidth and the programmable selection of the sampling clock phase ensures that each pixel is acquired when data is stable, thus ensuring the best image quality up to the highest video resolution. The AFE features 2:1 analog MUX input, programmable gain and offset control, configurable clamp (including midscale clamping) and internal bandgap reference to ease its integration in a system.



Go to the Chipidea Microelectronica, SA website to find additional information.

E-mail Chipidea Microelectronica, SA for more information.

Read more about
Chipidea Microelectronica, SA
on SOCcentral.com


Keywords: Chipidea Microelectronica, analog front end, AFE, intellectual property, IP, cores,
552/18439 3/21/2006 1183 232


Designer's Mall
0.3911133



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  0.4692383