Page loading . . .

  
 Category: News: News Archive 2006: Sunday, May 19, 2013
Mentor Graphics Announces Synthesis Support for Xilinx Virtex-5 FPGAs  
 Printer friendly
 E-Mail Item URL

May 15, 2006 -- Mentor Graphics Corp. today announced that its suite of advanced synthesis products supports the newly introduced Virtex-5 field-programmable gate arrays (FPGAs) from Xilinx, Inc. The companies have collaborated over the past year to ensure support for the full range of Virtex-5 LX devices with the upcoming releases of the Xilinx ISE design suite and Mentor Precision Synthesis software.

The new Xilinx Virtex-5 family of FPGAs, manufactured on a 65-nm process and featuring the new ultra-fast ExpressFabric technology with new 6LUT architecture, provides major density and performance improvements. "With the higher levels of system integration and capabilities of Virtex-5 FPGAs, the need for advanced synthesis tool capabilities, such as incremental timing analysis, debug and leading-edge language support, is essential," said Simon Bloch, General Manager, Mentor Graphics Design Creation and Synthesis Division. "Precision Synthesis, with its advanced functionality, is the logical choice for customers wanting to take full advantage of Virtex-5 speed and density."

Both companies started collaboration in June 2005 on support for Virtex-5 advanced architectural features in Mentor Graphics family of synthesis tools. "As a broad-line EDA supplier supporting FPGA synthesis, Mentor Graphics is a crucial element of the Xilinx partner ecosystem," said Sandeep Vij, Vice President of Worldwide Marketing for Xilinx. "Their early access support for our new Virtex-5 family is key to ensuring that our mutual customers have both the tools and high-performance system platforms needed to design their next-generation products."

The Precision Synthesis tool suite integrates logical and physical synthesis techniques to define a new approach to complex FPGA design. Built on a unified data model, it allows designers to cross-probe between multiple views, giving users added control when analyzing designs. This design analysis capability is coupled to an intuitive debug environment. To further enhance engineering productivity, Precision Synthesis includes an incremental timing analysis tool, allowing companies to solve next-generation FPGA implementation and timing challenges, resulting in shorter design cycles and significantly higher performance.

Availability

Early access software is available now from Mentor Graphics and Xilinx.

Go to the Mentor Graphics Corp. website for details.

Read more about
Mentor Graphics Corp.
and
Xilinx, Inc.
on SOCcentral.com


Keywords: Mentor Graphics, Xilinx, Virtex-5 FPGAs, field programmable gate arrays, Precision Synthesis, EDA tools,
552/18998 5/15/2006 1373 317


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  0.46875