Page loading . . .

  
 Category: News: News Archive 2006: Sunday, May 19, 2013
Toshiba and Rambus Sign Patent License Agreement  
 Printer friendly
 E-Mail Item URL

July 5, 2006 -- Rambus, Inc. has signed a new patent license agreement with Toshiba Corp. granting Toshiba a license to Rambus patents for SDRAM and DDR SDRAM memory controllers. Toshiba currently holds technology licenses for the use of Rambus' XDR memory solution and its DDR2 interface cells as well as its FlexIO processor bus interface. In addition, Toshiba has licensed various Rambus serial link interface designs, including those for Advanced Backplane, Fibre Channel, and PCI Express applications.

"Toshiba was our first patent licensee and we are pleased to continue this long and valuable relationship with a trusted partner," said Sharon Holt, Senior Vice President of Sales, Licensing and Marketing at Rambus. "Our focus of licensing industry-leading companies with both our products and patents continues to help push the boundaries of what our collective engineering teams can accomplish."

Since its founding in 1990, Rambus has focused on advancing electronic system performance through innovations in logic and memory interfaces, controller architectures, and system design. Such innovations include the application of micro-threading to a DRAM core, the elimination of trace length matching with FlexPhase circuit technology, and industry-recognized dynamic point-to-point memory-enhancing technology.

Go to the Rambus, Inc. website for details.

E-mail Rambus, Inc. for more information.

Read more about
Rambus, Inc.
on SOCcentral.com


Keywords: Rambus, intellectual property, IP, cores, embedded memory,
552/19561 7/5/2006 1297 177


Designer's Mall
0.375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  0.453125