Page loading . . .

  
 Category: News: News Archive 2006: Sunday, May 19, 2013
MunEDA Closes Exclusive Distribution Agreement for Taiwan  
 Printer friendly
 E-Mail Item URL

November 7, 2006 -- MunEDA GmbH and Grand Technology Inc., an EDA distributor in Taiwan, have closed an exclusive distribution agreement for sales and support of MunEDA tools and solutions in the Taiwan market.

"GTI is an outstanding EDA distribution and support company with lots of expertise especially in the analog and mixed-signal IP market in Taiwan. GTI has more than 10 years in EDA and semiconductor equipment distribution and support in Taiwan and other countries and therefore is an ideal partner for MunEDA." said Andreas Ripp, MunEDA Vice President Sales and Marketing.

"As we know from our activities with customers in Taiwan, MunEDA offers best-in-class DFM-DFY tools for analysis and optimization of circuit performance and yield," said Chin-Lung King, CEO of GTI. "We see strong demand from semiconductor companies in Taiwan for such powerful solutions. Especially the unique performance and yield analysis features but also the deterministic optimizers built into MunEDA's software tool WiCkeD enable our customers to successfully address the challenges of submicron and nano technologies."

Go to the MunEDA GmbH website to find additional information.

Read more about
MunEDA GmbH
on SOCcentral.com


Keywords: MunEDA, EDA tools,
552/20869 11/7/2006 1261 232


Designer's Mall
0.375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  0.453125