Page loading . . .

  
 Category: News: News Archive 2006: Monday, May 20, 2013
Dust Networks Announces Network-Ready SOC Products  
 Printer friendly
 E-Mail Item URL

November 16, 2006 -- Dust Networks, Inc. is extending its product platform to include network-ready system-on-chip (SOC) products that combine extremely low-power radio technology and robust networking capabilities with the industry-proven Time Synchronized Mesh Protocol (TSMP) in a Mote-on-Chip (MoC) for reliable wireless sensor networking.

Dust’s network-ready MoC products provide a reduction in power consumption, using 80% less power than comparable commercially available radios. This decrease in power consumption provides customers with broad flexibility when designing battery-operated or power scavenging monitoring and control devices. Dust Networks’ SmartMesh-XD family of products introduces the first MoC-based motes and managers in standards-based IEEE 802.15.4 compliant, 2.4-GHz and narrow-band 900-MHz versions. The SmartMesh-XD MoC requires zero external components and no embedded programming, enabling OEMs to reduce the development time and cost for wireless sensor networking solutions.

Availability

Product samples are available in 900 MHz today and 802.15.4 standard 2.4 GHz samples will be available early 2007.

Go to the Dust Networks, Inc. website to find additional information.

E-mail Dust Networks, Inc. for more information.

Read more about
Dust Networks, Inc.
on SOCcentral.com


Keywords: Dust Networks, SmartMesh-XD, system-on-chip, SoC, wireless sensor networking,
552/20993 11/16/2006 2119 225


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  0.453125