Page loading . . .

  
 Category: News: News Archive 2006: Tuesday, May 21, 2013
Samsung Adopts Silicon Laboratories Aero IIe EDGE Transceiver  
 Printer friendly
 E-Mail Item URL

December 19, 2006 -- Silicon Laboratories, Inc. today announced that Samsung has selected the Aero IIe EDGE transceiver for multiple handset platforms. The Aero IIe transceiver is a high-performance RF transceiver for GSM/GPRS/EDGE handsets, smart phones and data modems. Based on Silicon Laboratories' proven Aero transceiver architecture, the Aero IIe transceiver offers a high level of integration, small footprint and industry-leading performance to enable lower total system costs for handset makers.

To simplify manufacturing for handset makers, the Aero IIe transceiver employs a dual-transmitter architecture for EDGE that eliminates the transmit SAW from conventional linear architectures without the calibration complexity of existing polar radios. The Aero IIe transceiver also includes the highly-integrated digitally-controlled crystal oscillator (DCXO) on chip to minimize the radio bill-of-materials. Unlike polar architectures, which require custom components, the Aero IIe transceiver architecture is compatible with power amplifiers and basebands from multiple leading vendors in the market. In addition to small size, the Aero IIe transceiver's proven digital receiver technology also delivers the highest receive sensitivity.

The Aero IIe transceiver is the fourth generation of Silicon Laboratories' Aero transceiver family. The Aero IIe is designed in a standard 0.13-micron CMOS process and available in a 5x6-mm package with single-ended transmit outputs to provide an entire quad-band GSM/GPRS/EDGE radio with only 14 components.

Go to the Silicon Laboratories, Inc. website to find additional information.

Read more about
Silicon Laboratories, Inc.
on SOCcentral.com


Keywords: Silicon Laboratories, wireless, EDGE transceivers,
552/21262 12/19/2006 3804 220


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  0.46875