Page loading . . .

  
 Category: News: News Archive 2006: Wednesday, May 22, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 (2505 Entries)
Freescale Tapeout Marks 1,000th Design for Cadence CeltIC NDC 

June 21, 2006 -- Cadence Design Systems, Inc. has announced the 1,000th tapeout with Cadence CeltIC Nanometer Design Calculator (NDC), its signal integrity (SI) analysis and signoff solution. A key technology of the Cadence Encounter digi ... read more

DAC to Host 3rd UML for SoC Design Workshop July 23 

June 21, 2006 -- The Third International Workshop for Unified Modeling Language (UML) for System-on-Chip (SOC) Design will be held Sunday, July 23, from 9 a.m.-6 p.m. during the 43rd Design Automation Conference (DAC). The workshop has been orga ... read more

Accellera Transfers Physical Design Standard Work to Si2; Organizations Cooperate to Improve Electronic Design 

June 21, 2006 -- Accellera and the Silicon Integration Initiative (Si2) today announced that materials associated with Accellera's efforts towards an OpenKit Initiative are being transferred to Si2. In alignment with Si2's goals an ... read more

Chipidea, Chartered Collaborate to Offer Advanced Mixed-Signal IP at 65nm 

July 19, 2006 -- Chipidea Microelectronica, SA announced today it has extended its long-term relationship with Chartered Semiconductor Manufacturing, Ltd. to qualify key analog/mixed-signal intellectual property (IP) blocks for Cha ... read more

Comit Systems Expands Adoption of Cadence Encounter Digital IC Design Technology 

June 20, 2006 -- Cadence Design Systems, Inc. today announced that Comit Systems, Inc. has standardized its automatic test pattern generation (ATPG) flow on Cadence Encounter Test. This expands Comit's commitment to Cadence's front ... read more

IBM and Georgia Tech Break Silicon Speed Record  Featured

June 20, 2006 -- IBM and the Georgia Institute of Technology announced today that their researchers have demonstrated the first silicon-based chip capable of operating at frequencies above 500GHz by cooling the chip to 4.5 degrees Kelvin. ... read more

Micrel Expands Family of Tiny Dual LDOs Aimed at Portable and RF Applications 

June 20, 2006 -- Micrel Inc. has launched a new dual ultra-low dropout voltage (ULDO) linear regulator. The MIC5330 is part of a new family of dual LDOs offering ultra low dropout voltage of 75mV@300mA, more than 70dB power supply ripple ... read more

Darfon Selects Cypress's WirelessUSB LP Radio System-on-Chip and enCoRe(TM) II MCUs for Next-Generation Wireless Mice 

June 20, 2006 -- Cypress Semiconductor Corp. today announced that Darfon Electronics Corp.'s new generation of wireless mice will use Cypress's WirelessUSB LP 2.4-GHz radio system-on-chip and enCoRe II flash microcontrollers. The mice wil ... read more

Altera's Stratix II FPGAs Provide Complete Design Security Solution for IP Protection 

June 19, 2006 -- Altera Corp. has announced the availability of a comprehensive Stratix II FPGA design security solution to protect intellectual property (IP). The Stratix II design security solution uses advanced encryption standard (AES ... read more

Zoran's Quatro 4050 Processor Deployed in Samsung's Myjet Series 

June 19, 2006 -- Zoran Corp. announced that its Quatro 4050 fully programmable processor has been deployed in Samsung's Myjet series of inkjet and all-in-one (AIO) printers for the consumer and home office markets. The Quatro 4050 proces ... read more

43rd DAC Announces Second Integrated Design Systems Workshop  Featured

June 19, 2006 -- The Design Automation Conference (DAC) announced that it will offer an Integrated Design Systems Workshop for the second year on Monday, July 24, 2006. This year's workshop features two sessions and is titled, "How Can We ... read more

Celoxica and GiDEL Bring FPGA+DSP Acceleration to Embedded Imaging Applications 

June 19, 2006 -- Celoxica, Ltd. has announced a partnership with Gidel, Ltd. to reduce design time for high-end image processing, broadcast and machine vision applications. Using programmable logic as a low-power coprocessor to acc ... read more

Denali Announces Silicon-Proven PCI Express Design IP Product 

June 19, 2006 -- Denali Software, Inc. has reported the success of its PCI Express (PCIe) design core in production silicon, and announced availability of its latest intellectual property (IP) product, a fully featured design core for PCI ... read more

MoSys' 1T-SRAM Embedded Memory Technology Enables Nintendo's Next Leap in Video Games 

June 19, 2006 -- MoSys, Inc. today announced that Nintendo's upcoming Wii video game console uses MoSys' patented 1T-SRAM technology to implement the very high performance memory within the Wii console's graphics system. This is the late ... read more

Lattice Delivers Comprehensive IP Portfolio for LatticeSC Extreme Performance FPGAs 

June 19, 2006 -- Lattice Semiconductor Corp. has announced the immediate availability of an extensive intellectual property (IP) portfolio for the LatticeSC Extreme Performance FPGA family. The portfolio includes forty-four IP cores, incl ... read more

First Annual Flash Memory Summit to Highlight the State of Flash Memory Market and Technology 

June 19, 2006 -- The first annual Flash Memory Summit will be held August 8 to 10, 2006 in San Jose, California. Hosted by Conference ConCepts, Inc., the Flash Memory Summit is designed to be the most comprehensive, dedicated forum for a ... read more

Analog Devices Multimedia Starter Kit Helps Developers Speed Time to Market with New Development Tools for Blackfin 

June 19, 2006 -- Analog Devices, Inc. (ADI) has announced the Blackfin Multimedia Starter Kit, which is geared to integrators, and OEMs developing a broad scope of the convergent processing applications, including next-generation digital ... read more

Impinj's AEON Nonvolatile Memory Licensed to SanDisk 

June 19, 2006 -- Impinj, Inc. today announced a licensing agreement with SanDisk Corp., the world's largest supplier of flash data storage cards.

"Available in the same cost-effective semiconductor processes used to manufacture SanD ... read more

National Semiconductor's New Boomer Audio Subsystems with RF Suppression Help Shield High-Frequency Interference 

June 19, 2006 -- Two new Boomer audio subsystems from National Semiconductor Corp. integrate radio-frequency (RF) suppression technology to improve noise performance in portable applications. National's LM4946 and LM4947 audio subsystems ... read more

Sierra Pinnacle Adopted by NEC Electronics for High-End EMMA Designs 

June 19, 2006 -- Sierra Design Automation, Inc. today announced that Sierra Pinnacle was selected by NEC Electronics as the physical implementation tool of choice after multiple design successes. Sierra Pinnacle comprehensively addresses ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  4.234131