Page loading . . .

  
 Category: News: News Archive 2006: Sunday, May 26, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 (2504 Entries)
Altera, IFI, SMSC Partnership Provides FPGA-Based, MOST Interface 

May 30, 2006 -- Altera Corp. has announced the availability of the MediaLB intellectual property (IP) core developed in partnership with IFI and SMSC. The IP core eases implementation of the popular Media Oriented Systems Transport (MOST) ... read more

Celoxica Unveils Video and Imaging Platform 

May 30, 2006 -- Celoxica, Ltd. today announced availability of the RC340, the company’s latest programmable platform for designers of advanced digital video and imaging applications. The RC340 is for prototyping and development of high-p ... read more

Agere Systems Modem Chip Reduces Desktop Computer Bus Size by 80% 

May 30, 2006 -- Called the SV92U2, Agere Systems, Inc.'s Universal Serial Bus (USB)-based modem chipset makes it possible to reduce desktop PC bus sizes by 80% by eliminating the need for PCI-based modems. In addition to cost and size red ... read more

Bluespec ESL Synthesis Extensions to SystemC Create Unified Environment for Modeling, Design, Verification 

May 30, 2006 -- Bluespec, Inc. today announced ESL Synthesis Extensions for SystemC addressing a major issue in the SystemC standard to provide a unified environment for modeling, design and verification. In doing so, Bluespec elevates th ... read more

Tundra Expands Portfolio of Serial RapidIO Switches  

May 29, 2006 -- Tundra Semiconductor Corp. has announced the Tundra Tsi574 Serial RapidIO Switch, a high-performance switch with patent-pending technology that delivers the performance, power and configurability, designers of embedded des ... read more

Freescale Semiconductor Announces Software Stack and Development Kit Based on the ZigBee Specification 

May 29, 2006 -- Freescale Semiconductor, Inc. today announced its BeeKit wireless connectivity tool kit to provide an easy-to-use interface and framework for developers to configure parameters for their point-to-point, 802.15.4 and ZigBee ... read more

Freescale Introduces QUICC Engine Technology for the Networked Digital Home 

May 29, 2006 -- Freescale Semiconductor, Inc. has introduced the first PowerQUICC processor family with QUICC Engine technology designed for the consumer and small-office/home-office networking equipment market. The MPC8323E PowerQUICC II ... read more

X-FAB Reduces Die Size with New Trench-Isolated SOI CMOS Technology  

May 26, 2006 -- X-FAB Semiconductor Foundries AG has announced XT06, its new 0.6-micron silicon-on-insulator (SOI) CMOS technology with trench isolation. This process technology delivers X-FAB’s modular, flexible 0.6-micron CMOS technolo ... read more

Kozio Integrates Support for LSI Logic's Fusion-MPT into I/O Path Validation Tool 

May 26, 2006 -- Kozio, Inc. has integrated support for LSI Logic Corp.'s Fusion-MPT into the I/O Engine path validation tool feature of the company's kDiagnostics software, expanding Kozio's data validation support to include full ... read more

UMC Announces Readiness for 65-nm X Architecture Designs 

May 25, 2006 -- UMC (United Microelectronics Corp.) and Cadence Design Systems, Inc. have announced the readiness of UMC's 6-nm process technology for X Architecture-based chip designs. Cadence and UMC have successfully qualified 6 ... read more

TSMC Production-Ready for 65-nm X Architecture Designs 

May 25, 2006 -- TSMC (Taiwan Semiconductor Manufacturing Company) and Cadence Design Systems, Inc. today announced that the Cadence X Architecture has been validated for TSMC's 65-nm Nexsys process. TSMC is now production-ready for ... read more

Synopsys' JupiterXT Tool Cuts Prototyping and Implementation Time on Cavium Networks' Octeon MIPS64 Processors 

May 25, 2006 -- Synopsys, Inc. today announced that Cavium Networks has successfully deployed Synopsys' JupiterXT design planning tool to develop prototype and final floorplans for its Octeon family of multi-core MIPS64 processors ... read more

Dongbu Electronics Collaborates with Cadence to Deliver RTL-GDSII Reference Flow 

May 24, 2006 -- Dongbu Electronics has collaborated with Cadence Design Systems, Inc. to jointly develop an RTL-to-GDSII reference flow, the DBE 130.2 Reference Flow. The flow, based on the Cadence Encounter Digital IC design platf ... read more

Freescale's ColdFire 32-bit Controllers Bring Wireless Connectivity to Consumer and Industrial Applications 

May 24, 2006 -- Home and industrial automation applications increasingly demand control, connectivity and security. With the release of Media Access Controller (MAC) software that supports the IEEE 802.15.4 protocol on the low-power 32-bit ColdF ... read more

Zoran's Coach Processor Powers Samsung's Digital Camera with HDMI and Digital Camera with Portable Media Player Features 

May 24, 2006 -- Zoran Corp. has announced that its Coach digital camera processor is powering Samsung's new Digimax L85, the first digital camera supporting the High Definition Multimedia Interface (HDMI) and the Digimax i6 digital camera with p ... read more

Precience Announces New Seamless Integration for OrCAD and PADS Users 

May 24, 2006 -- Precience, Inc. today announced a new integration that delivers seamless board design flow for Mentor Graphics PADS2005 PCB layout software and OrCAD Capture(CIS) 10.5. Working through the Mentor Graphics OpenDoor program ... read more

Micrel Launches Small LVDS 1:2 Fanout Chip for Low-Jitter Applications 

May 24, 2006 -- Micrel, Inc. has expanded its family of high-speed clock and data distribution ICs with the introduction of the SY89835U, a 1:2 LVDS fanout buffer featuring internal termination and fail safe input. Total jitter is guarant ... read more

Infineon Demonstrates Second Generation Ultra Low-Cost GSM Single-Chip with Successful Live Phone Call 
May 24, 2006 -- Infineon Technologies today announced that the first E-GOLDvoice chip produced in Dresden worked at the first attempt and has already been used to make phone calls on GSM networks. E-GOLDvoice is a highly integrated chip for ... read more
Cypress Introduces High-Speed, Small-Form-Factor Non-Volatile SRAM Family 

May 24, 2006 -- Cypress Semiconductor Corp. today introduced the first products in a family of non-volatile SRAMs (nvSRAMs) that internally store data when power is lost, with no battery required. The elimination of the external battery e ... read more

SafeNet Security Technology Selected by PMC-Sierra for Highly Integrated System-on-Chip Solution 

May 24, 2006 -- SafeNet, Inc. today announced that PMC-Sierra, Inc. has licensed SafeNet's silicon-proven SafeXcel IP Packet Engine to add security capabilities to PMC-Sierra's MSP8520 Multi-Service Processor for secure networking, ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  5.1875