Page loading . . .

  
 Category: News: News Archive 2006: Wednesday, May 22, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 (2505 Entries)
PLDApplications' Scalable x8 250 MHz PCI Express IP Chosen by Tehuti Networks for 10 Gigabit Ethernet TCP/IP Accelerator 

March 29, 2006 -- PLDApplications today announced the licensing of its x8 250 MHz PCIe IP to Tehuti Networks. Tehuti Networks offers system-on-a chip (SOCs) solutions for removing server I/O bottlenecks in 10 Gigabit Ethernet networks. To ... read more

Mercury Computer Systems Joins the Xilinx Alliance Program 

March 29, 2006 -- Mercury Computer Systems, Inc. has joined the Xilinx Alliance Program. The company also announced the availability of a new Mercury Serial RapidIO IP core for Xilinx Virtex high-performance and Spartan low-cost FPGA fam ... read more

Vimicro Launches Vinno Product Family of Single-Chip Mixed-Signal Integrated Mobile Multimedia Processors 

March 29, 2006 -- Vimicro Corp. today announced that it has launched the Vinno Product Family, targeting the fast growing mobile multimedia handset market. The design of Vinno processors is based on proprietary reconfigurable architectur ... read more

Sequans Standardizes on Synopsys VCS, System Studio and Formality Solutions for Verification of Broadband Wireless Access Chips 

March 29, 2006 -- Synopsys, Inc. today announced that Sequans Communications, a fabless semiconductor company, has adopted key components of the Synopsys Discovery Verification Platform to establish a leading-edge chip verificatio ... read more

Verific Licenses HDL Component Software to ProDesign 

March 29, 2006 -- Verific Design Automation, Inc. has licensed its hardware description language (HDL) Component Software to ProDesign GmbH. Verific's software is being used as the register transfer level (RTL) front end for ProDes ... read more

STATS ChipPAC Expands RF Test Capabilities to Maximize the Value of SiP Integration Technology 

March 28, 2006 -- STATS ChipPAC, Ltd. today announced the expansion of its RF test research and test development organization to assist customers with addressing the challenges of testing highly integrated RF devices.

Package tech ... read more

STMicroelectronics Introduces First Fully Integrated Low-Noise Amplifier IC for GPS Applications 

March 27, 2006 -- STMicroelectronics has expanded its family of silicon monolithic microwave IC (MMIC) amplifiers with a new single-chip product designed for use in electronic devices embedding a GPS function. The SMA661AS is th ... read more

Texas Instruments Introduces Analog Current/Voltage Output Driver for Industrial Applications 

March 27, 2006 -- Texas Instruments, Inc. (TI) has announced a digitally-controlled current/voltage output driver for industrial applications such as industrial PLC (programmable logic controller) and process control equipment. ... read more

ARM Realview Microcontroller Development Kit Supports New Luminary Micro Stellaris Family of Microcontrollers 

March 27, 2006 -- ARM has announced that its RealView Microcontroller Development Kit provides full support for the new Luminary Micro Stellaris family of microcontrollers. The Luminary Micro Stellaris family is the first family ... read more

Cadence Virtuoso Platform Provides 10x Improvement in Verification Time for VIS 

March 27, 2006 -- Cadence Design Systems, Inc. today announced that Vanguard International Semiconductor Corporation (VIS), a leading specialty IC foundry service provider, has adopted Cadence Virtuoso Multi-mode Simulation for ... read more

Sigrity's New Physical Design Solution Accelerates Throughput and Reduces Design Errors in High-Density Packages 

March 27, 2006 -- Sigrity, Inc. today announced Unified Package Designer (UPD), a new physical design product for single and multi-chip advanced IC packages. Using packaging-specific algorithms, it automates the difficult and ti ... read more

CoWare Expands Its Platform-Driven ESL Strategy Into Device Software Development 

March 27, 2006 -- CoWare, Inc. has announced a major strategic move into the embedded and application software development market for electronic devices. Platform-driven ESL design is used in the development of electronic devices in markets such ... read more

CoWare Virtual Platform Product Family Provides New Capabilities For Device Software Development 

March 27, 2006 -- CoWare, Inc. has announced its new Virtual Platform product family that will enable the company to expand into the software development market. The CoWare Virtual Platform product family delivers new tools and ... read more

Analog Devices' High-Speed Converters Set New Power Efficiency Benchmark for Communications Applications 

March 27, 2006 -- Analog Devices, Inc. (ADI) is introducing a family of high-speed 10- and 12-bit analog-to-digital converters (ADCs) targeted for broadband communications and wireless infrastructure applications, such as cable ... read more

Anasift Introduces the AMPSO-OADFM High-Performance Optimization Tool of Analog Design for Manufacturability 

March 27, 2006 -- Anasift Technology, Inc. has announced the beta release of AMPSO-OADFM, the high-performance optimization tool of analog design for manufacturability. Incorporating the engine of Anasift's analog optimization t ... read more

Altera Ships Stratix II GX FPGAs 

March 27, 2006 -- Continuing to provide developers of high-speed applications with an efficient, low-risk design path, Altera Corp. has begun shipping its Stratix II GX EP2SGX90E device and accompanying development kit. Featurin ... read more

Luminary Micro Announces $1.00 32-bit Microcontrollers Based on the ARM Cortex-M3 

March 27, 2006 -- Luminary Micro, Inc. has announced the availability of the first members of its Stellaris family of 32-bit microcontrollers (MCUs), with an entry-level price of $1.00. The Stellaris family is the first silicon ... read more

Summit Design Unveils Panorama Integrated Design, Debug, and Implementation Solution for Embedded SOCs  Featured

March 27, 2006 –- Summit Design, Inc. has unveiled Panorama, a complete hardware/software co-design and simulation solution that enables true architectural exploration and performance analysis. Panorama provides users with ... read more

ARM RealView Model Library Incorporates Starcore IP 

March 27, 2006 -- ARM has collaborated with StarCore to create simulation models for StarCore's SC1000 and SC2000 family of processors and associated peripherals that are fully interoperable with the ARM RealVie ... read more

STARC Adopts IC Compiler to Boost Efficiency of Production Flow 

March 27, 2006 -- Synopsys, Inc. today announced that the Semiconductor Technology Academic Research Center (STARC) has adopted IC Compiler, Synopsys' next-generation place-and-route solution, in its newly relea ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  4.566406