Page loading . . .

  
 Category: News: News Archive 2006: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 (2504 Entries)
IBM, Chartered, Infineon and Samsung Announce Process and Design Readiness for Silicon Circuits on 45-nm Low-Power Technology 

August 30, 2006 -- IBM, Chartered Semiconductor Manufacturing, Infineon Technologies, and Samsung Electronics Co., Ltd. today announced first silicon-functional circuits and the availability of design kits based on their collaboration for 45-nm ... read more

Exar Augments ExtendAR 48M Family of Universal OC-48/STM-16 Multi-Protocol over SONET/SDH (MPOS) Framers 

August 30, 2006 -- Exar Corp. has added the XRT95L52 and XRT95L50 to its product portfolio of universal OC-48/STM-16, Quad OC-12/STM-4 and OC-3/STM-1 multi-protocol framers. The devices support flexible packet framing and encapsulation fe ... read more

Toshiba Adopts Cadence QRC Extraction for 65-nm Design Flows 

August 28, 2006 -- Cadence Design Systems, Inc. today announced that Toshiba Semiconductor Company has adopted Cadence QRC Extraction for its most advanced 65-nanometer design flows. Cadence QRC Extraction provides silicon-accurate parasi ... read more

Silterra and eMemory Offer CMOS Logic-Based OTP Memories 

August 28, 2006 -- SilTerra and eMemory Technology today announced that the companies have verified the Neobit one-time-programmable (OTP) memory on Silterra’s 0.18-micron CL180G and CL180H CMOS process technologies. Silterra and e ... read more

SST and TSMC Collaborate on Development and Licensing of Next-Generation 90nm SuperFlash Technology 

August 28, 2006 -- Silicon Storage Technology, Inc. (SST) and TSMC (Taiwan Semiconductor Manufacturing Company) announced that the two companies have signed a new technology development and licensing agreement that will offer the f ... read more

Faraday and Arrow Electronics Enter ASIC Design and Distribution Partnership Agreement 

August 28, 2006 -- The North American Components (NAC) business of Arrow Electronics, Inc. and Faraday Technology Corp. announced that they have entered into a franchise and distribution agreement. Effective immediately, customers ... read more

Microchip Technology Unveils First 1.5-A LDO With Shutdown, User-Programmable Power Good, and Bond-wire Compensation on Single Chip 

August 28, 2006 -- Microchip Technology, Inc. has announced a 1.5-A LDO that incorporates shutdown, power good, programmable power good delay and bond-wire compensation, all on a single chip. The MCP1727 is an efficient, low-power LDO th ... read more

Sirenza Microdevices Announces Production Release of New High Linearity, Medium Power SiGe HBT SGA Series Product 

August 28, 2006 -- Sirenza Microdevices, Inc. has announced the production release of a new silicon germanium (SiGe) high linearity, medium power discrete product. The SGA-9089Z offers versatility and high performance from 50 to 4000MHz. ... read more

AMI Semiconductor Announces Availability of BelaSigna 250 Rapid Prototyping Module 

August 28, 2006 -- AMI Semiconductor, Inc. (AMIS) today announced the availability of a Rapid Prototyping Module (RPM) that features the BelaSigna 250 audio processor. The RPM enables audio device developers to easily and affordably evalu ... read more

PMC-Sierra Announces Advanced Digital Predistortion Solution Targeted at Wireless Remote Radio Head Architectures 

August 28, 2006 -- PMC-Sierra, Inc. has introduced its third-generation Digital Predistortion (DPD) solution that enables wireless infrastructure original equipment manufacturers (OEMs) and carriers to deploy cost-effective Remote Radio H ... read more

Aprio Contributes Technology to Si2's Design to Manufacturing Coalition 

August 28, 2006 -- Aprio Technologies, Inc. has signed an agreement with the Silicon Integration Initiative (Si2) to contribute lithography process modeling and simulation technology to its Design to Manufacturing Coalition (DTMC). The co ... read more

Atheros Launches XSPAN Value Solutions Featuring the Company's First Advanced Network Processor 

August 28, 2006 -- Atheros Communications, Inc. has launched its AR5008V XSPAN chipset, a high-performance, cost-optimized draft 802.11n solution featuring a 2x2 MIMO design. The AR5008V chipset is supported by Atheros' first family of ne ... read more

TSSI, Toshiba Microelectronics, and ATE Service Corp. Partner for Sales and Support of Next-Generation Design-to-Test Development Flow 

August 28, 2006 -- Test Systems Strategies, Inc. (TSSI) today announced a partnership with Toshiba Microelectronics Corp. and ATE Service Corp. The partnership will focus on new design-to-test development flows where design teams can achieve ful ... read more

Renesas Electronics Develops Hardware IP Supporting Video Compression Standard VC-1 Decode Function 

August 28, 2006 -- Renesas Electronics Corp. today announced the development of hardware IP supporting a decode function for the VC-1 video compression standard for mobile phone use. This IP features the addition of a VC-1 standard compat ... read more

Xilinx Announces PlanAhead 8.2 Design Suite Extending Virtex-5 FPGA 65-nm Performance Advantage 

August 28, 2006 -- Xilinx, Inc. has announced immediate availability of the 8.2 version of its PlanAhead hierarchical design and analysis software with support for its newest Virtex-5 LX family of 65-nm FPGAs. Used in conjunction with the ... read more

Socle Launches ARM7EJ-STM SoCEnable Program 

August 28, 2006 -- Socle Technology Corp. has initiated its ARM7EJ-S SoCEnable Program, created to provide Socle customers a combination of flexibility and competitiveness in ARM7EJ-S business model in the customization of their applicati ... read more

TaraCom Announces GPON SerDes IP PHY in 90-nm Process  

August 28, 2006 -- TaraCom Integrated Products, Inc. announced the completion of extensive engineering design activity in the GPON-EPON IP PHY technical requirements. TaraCom has ported the Serial ATA (SATA) core intellectual core propert ... read more

Actel Introduces Lowest Power FPGA Family 

August 28, 2006 -- Addressing the tight power budgets of the portable market, Actel Corp. today introduced what the company claims are the industry's lowest power FPGAs, the Actel Igloo family. With 5µW static power, the flash-based famil ... read more

Haier IC Adopts Mentor Graphics Eldo Simulator as the Standard Tool for Analog Circuit Design 

August 23, 2006 -- Mentor Graphics Corp. today announced that Haier IC has adopted the Mentor Graphics Eldo simulator as its standard Spice simulator for analog circuit design. According to Mentor, Eldo offers better convergence an ... read more

Independent Benchmark Scores Show Freescale's MSC8144 DSP Bests Competition 

August 23, 2006 -- According to a new benchmark report published by Berkeley Design Technology, Inc. (BDTI), the MSC8144 device from Freescale Semiconductor performed higher than any other fully programmable DSP tested. Freescale's MSC81x ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  4.34375