Page loading . . .

  
 Category: News: News Archive 2006: Friday, May 24, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 (2504 Entries)
PLDA Collaborates with National Instruments to Unveil FPGA-Based PXI Express Development Kit 

August 4, 2006 -- PLDApplications (PLDA) will launch the PXIe XpressLite CY2 Development Kit for CompactPCI Express on August 8th during the 12th annual NIWeek worldwide virtual instrumentation conference and exhibition. The x1 Endpoint a ... read more

Fujitsu Microelectronics Solutions Selects Mentor Graphics Catapult Synthesis for Wireless Communication Applications 

August 2, 2006 -- Mentor Graphics Corp. today announced that Fujitsu Microelectronics Solutions, Ltd. (FMSL) has selected the Catapult Synthesis tool for use in wireless signal processing applications. After comparing multiple high-level ... read more

Texas Instruments Releases to Production PCI Express x1 Physical Layer Device 

August 2, 2006 -- Texas Instruments, Inc. (TI) announced today full-production release of its new PCI Express x1 physical layer (PHY) device, the XIO1100. The XIO1100 is targeted at markets demanding low-cost PCIe end-point solutions such ... read more

Atmel Adopts Configurable ARC Video Subsystem for Multimedia Handheld Devices 

August 2, 2006 -- ARC International today announced that Atmel Corp. has taken a license for the ARC Video Subsystem. The ARC Video Subsystem is based upon an ARC 700 family core that is coupled with the company's award winning si ... read more

MoSys Launches 65-nm Macro Program 

August 2, 2006 -- MoSys, Inc. announced today that it has completed the basic research and development work for porting MoSys' 1T-SRAM embedded memory technology to the advanced 65-nm semiconductor technology node and has initiated macro ... read more

Ansoft Releases ePhysics v2 

August 2, 2006 -- Ansoft Corp. has announced the immediate availability of ePhysics v2. This latest version enhances ePhysics' 3D steady-state thermal, transient thermal and linear stress analyses coupling to HFSS and Maxwell 3D with dyna ... read more

Synopsys Extends Liberty Modeling Standard to Enable Variation-Aware Design  Featured

August 2, 2006 -- Synopsys, Inc. has announced new extensions to the Liberty library format, the de-facto open- source modeling standard for IC implementation and signoff. The new extensions facilitate variation-aware design, allowing eng ... read more

NEC Electronics Unveils Innovative System-in-Package Technology 

August 1, 2006 -- NEC Electronics Corp., and its subsidiary in North America, NEC Electronics America, Inc., have unveiled a new system-in-package (SiP) technology capable of stacking logic and gigabit-class memory in a single package to ... read more

Mentor Graphics Delivers First Hardware/Software Processor Support Package for the ARM Cortex-M3 Processor 

August 1, 2006 -- Mentor Graphics Corp. has announced the availability of the first Mentor processor support package for the ARM Cortex-M3 processor, which works with Mentor Graphics' Seamless tool to expose hardware/software integ ... read more

Wind River Contributes Over 300,000 Lines of Code to the Eclipse Foundation 

July 31, 2006 -- Wind River Systems, Inc. has announced the release of over 300,000 lines of code to the Eclipse Foundation to help make the restrictions associated with closed, proprietary developer tools a thing of the past. The ... read more

Siemens Expands Its Use of Cadence Incisive Formal Verifier to Improve Time to Market 

July 31, 2006 -- Cadence Design Systems, Inc. today announced that Siemens has expanded its deployment of the Cadence Incisive Formal Verifier into its design flow for assertion-based formal analysis. Using Incisive Formal Verifier, Sieme ... read more

Actel Broadens Support for CoreMP7-Based Designs with New SoftConsole Tool 

July 31, 2006 -- Actel Corp. has announced SoftConsole, a free software program development environment for Actel's CoreMP7 soft 32-bit ARM7 microprocessor core for FPGAs. Based on the widely used, open-source Eclipse Integrated Design En ... read more

Amalfi Semiconductor Turns to Cadence Kit to Speed Product Development for Cell Phones 

July 31, 2006 -- Cadence Design Systems, Inc. today announced that Amalfi Semiconductor, Inc. a developer of high-performance, CMOS radio frequency (RF) and mixed-signal semiconductors for the cellular industry, has utilized the Ca ... read more

New Wafer Fab Construction Soars in June Quarter  Featured

July 31, 2006 -- In its just published Quarterly Fab Report, Strategic Marketing Associates (SMA) forecasts 35 new wafer fabs will begin to ramp the industry's monthly capacity to a new high next year. As most of the new fabs that began c ... read more

Texas Instruments Provides OMAP-Vox Platform to Power the New SAGEM my700X Multimedia Handset 

July 27, 2006 -- Texas Instruments, Inc. (TI) today announced that Sagem Communication has chosen the OMAPV1030 chipset from TI's OMAP-Vox platform for its new my700X multimedia handset. Specifically designed to bring multimedia functio ... read more

ConfigCon Developer's Conference Brings Message of Configurability to China 

July 25, 2006 -- ARC International announced that the ConfigCon developers conference series will hold its next event in Shanghai, China on September 19, 2006 at the Sofitel Jin Jiang Hotel in Pudong. ConfigCon Shanghai will feature keyno ... read more

Concept Engineering Introduces SGvision Pro to Help System-on-Chip Designers Analyze and Debug Mixed-mode Circuits 

July 24, 2006 -- Concept Engineering GmbH has released SGvision Pro, a mixed-mode debugging tool that allows system-on-chip (SOC) designers and verification engineers to more quickly analyze and debug circuits that contain both digital an ... read more

Macraigor Systems Announces USB 2.0-based On-Chip Debug Support for Freescale ColdFire Processors 

July 24, 2006 -- Macraigor Systems, LLC has announced support for Freescale Semiconductor, Inc.’s ColdFire family of 32-bit microprocessors. Debugging and control of these processors will be supported by Macraigor’s usb2Demon backg ... read more

Virage Logic and MIPS Technologies Introduce New Core-Optimized IP Kits for MIPS32 24K, 24KE and 34K Core Families 

July 24, 2006 -- MIPS Technologies, Inc. and Virage Logic Corp. have announced the availability of new jointly-developed Core-Optimized IP Kits. Leveraging Virage Logic's Area, Speed and Power (ASAP) Memory and ASAP Logic High-Spee ... read more

Virage Logic Library Powers Socle's Structured ASIC Platforms 

July 24, 2006 -- Virage Logic Corp. today announced that Socle Technology Corp. has licensed the Area, Speed and Power (ASAP) Logic 130-nm Metal Programmable library to serve as crucial enabling technology for its recently announc ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  4.390625