Page loading . . .

  
 Category: News: News Archive 2006: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 (2504 Entries)
Avery Design and ASIC Architect Team to Deliver Serial ATA (SATA) IP Solution 

July 25, 2006 -- Avery Design Systems, Inc. and ASIC Architect, Inc. have announced a cooperative effort to deliver a comprehensive Serial ATA (SATA) design and verification IP solution. Under the terms of the agreement, ASIC Archi ... read more

ARC International Opens Taiwan Training Center Dedicated to Configurability 

July 25, 2006 -- ARC International has opened a comprehensive training center for configurable processor technology in Hsinchu (the capital of Taiwan's multi-billion dollar semiconductor industry). The training center features senior ins ... read more

ARM and ArchPro Verify 65-nm Multi-Voltage SOC Before Silicon 

July 24, 2006 -- ARM and ArchPro Design Automation, Inc. today announced success in a joint R&D project to validate advanced multi-voltage power management design techniques. Employing ARM Intelligent Energy Manager (IEM) technolog ... read more

Ramtron Launches VRS51L3074 Design Contest for Design With the First FRAM-Enhanced 8051 MCU 

July 28, 2006 -- Ramtron International Corp. has launched the VRS51L3074 Design Contest, introducing design engineers to the first 8051-based microcontroller with nonvolatile FRAM memory. Ramtron has added FRAM into its Versa 8051s for a ... read more

DesignAdvance Enters China PCB Design Market 

July 27, 2006 -- DesignAdvance Systems, Inc. has entered into the Chinese PCB design market with the appointment of Shenzhen EDA Technologies Co., Ltd. as a distribution partner. Shenzhen EDA Technologies, a dedicated professional enginee ... read more

Altera Ships Industry's Highest Density FPGA with Embedded Transceivers 

July 24, 2006 -- Altera Corp. has begun shipping the Stratix II GX family's EP2SGX130 device, the largest FPGA with embedded transceivers. The EP2SGX130 features more than 132,000 equivalent logic elements (LEs), giving designers ample logic res ... read more

Agilent Technologies to Acquire Xpedion Design Systems 

July 27, 2006 -- Agilent Technologies, Inc. and Xpedion Design Systems, Inc. have signed a definitive agreement for Agilent to acquire Xpedion, a privately held company that provides software for wireless and high-speed digital ci ... read more

Mentor Graphics Calibre nmDRC Delivers Superior Productivity on the Intel Dual-Core Xeon 5160 Processor 

July 27, 2006 -- Mentor Graphics Corp. has announced that Calibre nmDRC, Mentor's next generation physical verification tool, is fully supported and qualified on the new Intel Dual-Core Xeon 5160 Processor. Calibre nmDRC with Hyperscaling ... read more

Mentor Graphics Calibre nmDRC Supports the AMD Opteron Processor 

July 27, 2006 -- Mentor Graphics Corp. has announced that the Calibre nmDRC tool, Mentor's next generation physical verification technology, is fully supported and qualified on the AMD Opteron processor. Calibre nmDRC demonstrated dramati ... read more

Denali to Work with the SPIRIT Consortium on Effort to Address Control Registers  Featured

July 26, 2006 -- Denali Software, Inc. today announced its intent to work with the SPIRIT Consortium on further development of IP-XACT to ensure that the Consortium data model is aligned with SystemRDL, the system description langu ... read more

Wind River Debuts Multiprocessing Solutions for the Freescale MPC8641D Dual Core Processor 

July 28, 2006 -- Wind River Systems, Inc. has demonstrated a complete end-to-end multicore solution optimized for the Freescale MPC8641D Dual Core Processor at the Freescale Technology Forum (FTF) in Orlando, Florida. Wind River optimized ... read more

Vitesse Semiconductor Delivers New Capacity and Performance Benchmarks with New High Speed Crosspoint Switches 

July 28, 2006 -- Vitesse Semiconductor Corp. has unveiled its latest high-speed crosspoint switches featuring higher capacity and advanced signal integrity technology. Featuring a per-port speed of up to 6.5Gbps and low-latency switching ... read more

CoWare Announces Open Release of SystemC Modeling Library Source Code 

July 26, 2006 -- CoWare, Inc. marked a major milestone in the development of its platform-driven ESL design strategy with the release of SystemC Modeling Library (SCML) source code and reuse methodology guidelines. Designed to protect use ... read more

Synopsys Donates Library of Advanced SystemVerilog Assertion Checkers to Accellera  Featured

July 26, 2006 -- Synopsys, Inc. has donated a library of advanced SystemVerilog assertion checkers defined in the ARM-Synopsys Verification Methodology Manual (VMM) for SystemVerilog to Accellera. Provided as SystemVerilog sour ... read more

AVID Electronics Adopts ARC Video Subsystem for Digital Audio/Video Applications 

July 25, 2006 -- ARC International today announced that AVID Electronics Corp. has taken a license for the ARC Video Subsystem. AVID is a Taiwan-based fabless IC design company that provides next generation multimedia solutions for ... read more

Celoxica Agility Compiler Delivers Higher Levels of Design Abstraction 

July 26, 2006 -- Celoxica, Ltd. has enhanced C++ coding support in its Agility Compiler high level design tool, raising the level of design abstraction above SystemC for designers who need to boost productivity and for programmers less fa ... read more

Mentor Graphics Calibre nmDRC Adopted for Sign-Off by UMC 

July 28, 2006 -- Mentor Graphics Corp. today announced that UMC (United Microelectronics Corp.) has adopted the Calibre nmDRC for its next generation process technology. Calibre DRC has long been a standard sign-off tool for physic ... read more

Mentor Graphics and ARM Validate Physical IP for Robustness to Lithographic Variation Using Calibre LFD 

July 28, 2006 -- Mentor Graphics Corp. today announced that the Calibre LFD (litho-friendly design) tool has been used to analyze the layout robustness of ARM Metro products, part of its Artisan physical IP (intellectual property) family ... read more

The MathWorks Introduces Link for Code Composer Studio Development Tools 2 

July 25, 2006 -- The MathWorks, Inc. has announced the release of Link for Code Composer Studio Development Tools 2, which now enables developers deploying embedded software on TI's digital signal processors (DSP) and microcontrollers (M ... read more

Synopsys' PrimeYield Delivers Fast Turn-Around Time on Intel Dual-Core Xeon 5160 Processor 

July 25, 2006 -- Synopsys, Inc. today announced that IC designers can achieve fast runtimes when using Synopsys' new PrimeYield LCC module on Intel Dual-Core Xeon 5160 Processors. Part of the new Synopsys PrimeYield design-yield analysis ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  4.359375