Page loading . . .

  
 Category: News: News Archive 2006: Friday, May 24, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 (2504 Entries)
Binachip Joins ARM Connected Community 

July 21, 2006 -- Binachip, Inc. is a new member in the ARM Connected Community. As part of the ARM Connected Community, Binachip will gain access to a full range of resources to help it market and deploy innovative solutions that w ... read more

Magma and Brion Technologies Partner to Deliver Common Modeling Environment for Lithography 

July 21, 2006 -- Magma Design Automation, Inc. and Brion Technologies, Inc. have formed a partnership to develop a common modeling environment for lithography. When completed, this environment will span physical design, physical ve ... read more

Analog Devices Enables High-Definition Audio in the First HD DVD Player from Toshiba 

July 17, 2006 -- Analog Devices, Inc. (ADI) today announced that its SHARC processor has been selected by Toshiba Corp. to power the audio signal chain in the first HD DVD players, the HD-A1 and the HD-XA1. The HD-A1 and HD-XA1 leverage f ... read more

Skyworks Supports Samsung's Migration to EDGE 

July 17, 2006 -- Skyworks Solutions, Inc. today announced that it is supporting Samsung's decisive move to EDGE-enabled cellular phones, powering multiple models with its Helios EDGE radio. Samsung was an early adopter of Skyworks' EDGE ... read more

Worldwide eZ Design Contest Looks for Best MSP430 MCU Implementation 

July 17, 2006 -- Texas Instruments, Inc. (TI) has announced plans for the MSP430 microcontroller (MCU) eZ design contest, to be held from July 17 to October 9, 2006. Contestants may submit projects ranging from practical everyday devices ... read more

Improv Systems Offers Pre-Configured Application Processor Cores Based on Its Jazz Platform 

July 17, 2006 -- Improv Systems, Inc. is now offering its Jazz processing platform as pre-configured, implementation-ready application processor cores that require no programming, customization or configuration by customers. The produc ... read more

TSMC Introduces Reference Flow 7.0 

July 17, 2006 -- TSMC (Taiwan Semiconductor Manufacturing Company) has introduced Reference Flow 7.0 that features a powerful statistical static timing analyzer (SSTA), a set of new power management techniques and an array of design for m ... read more

STARC Joins SPIRIT Consortium as First Japanese Institute to Support Design Meta-Data Standardization 

July 17, 2006 -- The SPIRIT Consortium today announced that the Semiconductor Technology Academic Research Center (STARC) based in Japan, has joined The Consortium as its first Associate Member. The new Associate Member category – ... read more

Sierra Design Automation Collaborates with Mentor Graphics to Enable Lithography-Driven Closure for 65-nm and 45-nm Designs 

July 17, 2006 --Sierra Design Automation, Inc. is collaborating with Mentor Graphics Corp. to address the critical issue of process and lithography variations in an IC implementation design flow targeted at 65-nm and 45-nm designs. ... read more

Sierra Design Automation Delivers Olympus-SoC Lithography-Driven IC-Implementation System for 65-nm and 45-nm Designs 

July 17, 2006 -- Sierra Design Automation, Inc. has introduced Olympus-SoC, an IC implementation system that bridges the gap between design and manufacturing environments. Olympus-SoC is a next-generation netlist-to-GDSII system that addr ... read more

Silistix Self-Timed Interconnect Solution Adds Support for AXI Bus Protocol 

July 17, 2006 -- Silistix has added support for the on-chip AMBA AXI bus protocol with Silistix's synthesized self-timed interconnect technology. The company's CHAIN solution, which already supports the ARM AMBA AHB and APB buses, provide ... read more

ProDesign Adds Iridium Edition to CHIPit ASIC Prototyping Product Family 

July 17, 2006 -- ProDesign is launching its CHIPit Iridium Edition at the Design Automation Conference in San Francisco, July 24 to 28. The CHIPit Iridium Edition gives ASIC and SOC design engineers increased speed and flexibility to veri ... read more

Xilinx Releases Free ISE WebPACK 8.2i Fully Featured Design Suite 

July 17, 2006 -- Xilinx, Inc. has announced the immediate availability of the Integrated Software Environment (ISE) WebPACK 8.2i release, the latest version of the company's free downloadable programmable logic design suite. This new ver ... read more

Silicon Laboratories Introduces Point-of-Load Reference Design for Digital Power Applications 

July 17, 2006 -- Silicon Laboratories, Inc. has announced a single-phase point-of-load (POL) reference design enabling engineers to easily and quickly implement digitally-controlled POLs for many end applications including servers, tele ... read more

Anchor Bay Technologies Deepens Relationship with AMI Semiconductor for 130-nm Standard Cell Device 

July 17, 2006 -- AMI Semiconductor, Inc. (AMIS) today announced Anchor Bay Technologies, Inc. (ABT) will be working with AMIS on the development of a 130-nm standard cell device for ASIC SOC support to be used in a video scaler/ de ... read more

Actions Semiconductor Expands Product Portfolio 

July 17, 2006 -- Actions Semiconductor Co., Ltd. today announced the launch of its new Series 7500 products and the introduction of its Series 13 product family. Actions' Series 7500 products are targeted at the value segment of the perso ... read more

Altera Announces First AQEC-Compliant FPGAs 

July 18, 2006 -- Altera Corp.'s Stratix and Cyclone FPGAs have been certified to be in compliance with the Aerospace Qualified Electronic Components (AQEC) specification GEIA-STD-0002-01. The specification, created by more than a dozen se ... read more

Apache Supports TSMC Reference Flow 7.0 in Critical Areas of Power and Noise Management 

July 18, 2006 -- Apache Design Solutions today announced that TSMC (Taiwan Semiconductor Manufacturing Company) Reference Flow 7.0 includes the use of Apache's RedHawk-LP MTCMOS dynamic verification with advanced power switches, Re ... read more

Aprio and Ponte to Collaborate on Lithography-Aware Yield Analysis 

July 18, 2006 -- Aprio Technologies, Inc. and Ponte Solutions, Inc. announced today their plan to interface Aprio's newly announced Halo-Quest and associated DFM View with Ponte's Yield Analyzer product. This interface will give mu ... read more

Blue Pearl Software Introduces Cobalt Timing Constraint Generation Software for Reducing Design Iterations and Risks in IC and IP Development 

July 18, 2006 -- Blue Pearl Software, Inc. rolled out its new Cobalt Timing Constraint Generation software used in the design of complex ICs and intellectual property (IP) blocks. Cobalt reduces the time required to achieve timing closure and im ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  4.25