Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2005: Wednesday, May 22, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 (160 Entries)
Using SystemVerilog for Functional Verification  by Mentor Graphics Corp. in eeDesign (EE Times EDA News)

December 5, 2005 -- The need to improve functional verification productivity and quality continues to grow. The 2004/2002 IC/ASIC Functional Verification Study, by Collett International Research, shows that logic or functional errors are the l ... read more

Thread Versus Task Management in a Dual Mode DSP/RISC RTOS Environment  by Analog Devices, Inc. (ADI) in EE Times Embedded

December 5, 2005 -- Today’s embedded applications are rapidly evolving. Traditional DSP applications are adding networking and other control functionality. At the same time, the typical MCU control application will often include streaming medi ... read more

'Threads' Cut CPU Utilization for Infotainment Convergent Processors  by Analog Devices, Inc. (ADI) in EE Times Embedded

December 5, 2005 -- Today’s embedded applications are rapidly evolving. Traditional DSP applications are adding networking and other control functionality. At the same time, the typical MCU control application will often include streaming medi ... read more

What Challenges to Expect from Low-Power ICs  by ARM in EE Times Power Management Designline

December 5, 2005 -- Power is at a premium across mainstream applications ranging from battery-powered personal appliances to multiprocessor server farms. For designers, power management means controlling leakage power lost during standby mode ... read more

How to Reduce Costs by Integrating PCI Interface Functions into CPLDs  by Altera Corp. in EE Times Programmable Logic Designline

November 30, 2005 -- Today, the PCI is a standardized, highly efficient expansion bus supported by several computer platforms, including PC-compatible computers, PowerPC-based platforms, and so forth. PCI originally operated at 33 MHz using a ... read more

Bugopedia  by EE Times Embedded

November 30, 2005 -- Bugs provide the software engineer’s war stories. While the rest of the population would sooner chew on broken glass than listen to an anecdote that ends with “ . . . and then I realized it should have been a 16-bit counte ... read more

How to Reduce Code Size (and Memory Cost) without Sacrificing Performance  by Texas Instruments, Inc. (TI) in EE Times Embedded

November 29, 2005 -- Today's intelligent compilers offer many options for squeezing more performance out of application code. Many of these optimizations, however, tend to increase overall code size. As a result, once developers of optimized a ... read more

Introduction to XML for Engineering Applications  by Mathsoft Engineering & Education, Inc. in eeDesign (EE Times EDA News)

November 28, 2005 -- As indispensable as computers are in electronics design, they have too often failed in this context to support long-term business objectives. To date, there has been scarcely little effort to comprehensively capture and re ... read more

The Myth of the "Ideal Bus"  by National Instruments Corp. in EE Times Industrial Control Designline

November 28, 2005 -- Does as an ideal bus technology exist? Many companies promote a single technology as the ideal bus that meets all application needs, but in actuality, each bus technology has its own strengths and weaknesses and thus is ap ... read more

Using High Precision Complex-Valued Arithmetic in Audio DSP Applications  by EE Times Embedded

November 28, 2005 -- Many new embedded consumer applications such as computer audio and video reproduction, home theatre, electronic musical instruments, and car infotainment require improved high quality digital audio. New formats, more deman ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.563  0.3867188