Page loading . . .

  
 Category: News: News Archive 2007: Tuesday, May 21, 2013
TI and Ramtron Advance FRAM Technology to 130-nmr Process  
 Printer friendly
 E-Mail Item URL

March 12, 2007 -- Texas Instruments, Inc. (TI) and Ramtron International Corp. have announced a significant milestone in the development of FRAM technology that has resulted in a commercial manufacturing agreement for FRAM memory products. The agreement provides for the production of Ramtron's FRAM memory products on TI's advanced 130-nm FRAM manufacturing process, including Ramtron's new 4-Mbit FRAM memory. Ramtron and TI have been working together since August 2001, when the companies entered into a FRAM licensing and development agreement.

"This manufacturing agreement marks a major leap forward in the commercialization of higher-density FRAM products," said Ramtron CEO Bill Staunton. "Ramtron will capitalize on TI's proven, advanced 130-nm process technology and advanced manufacturing capabilities with high-density, stand-alone FRAM memories. In addition to a 4-Mbit device, we are planning to sample at least one additional product off of the TI line in 2007."

"Our joint collaboration with Ramtron and commercialization of FRAM technology on TI's 130-nm process sets a new standard for the production of high density FRAM devices," said Dr. Ted Moise, director of FRAM development at TI. "Through straightforward additions to our standard 130-nm manufacturing process, we have achieved cost, power, and performance standards that will be difficult for other embedded nonvolatile memory technologies to match."

TI's advanced FRAM process

To create the embedded FRAM module, TI added only two additional mask steps to its standard, 130-nm copper-interconnect process. By moving to a 130-nm process, the companies will deliver Ramtron's 4-Mbit FRAM memories using the smallest commercial FRAM cells shown-to-date, measuring only 0.71µm², and enabling a higher memory density than that achieved with SRAM cells. To achieve this cell size, the process features an innovative capacitor-over-plug process that places the nonvolatile capacitor stack directly on top of the W-plug transistor contact.

FRAM memory combines the fast access and low-power qualities of volatile DRAM with the ability to retain data without power. Other nonvolatile memories such as EEPROM and Flash are less efficient to embed because of multiple mask steps, longer write times, and increased power required to write data. In addition, FRAM's small cell size and minimal mask additions allow FRAM to be produced at a lower cost than SRAM for embedded applications. FRAM also consumes much lower power than MRAM and is already commercially proven in demanding automotive, metering, industrial and computing applications.

How FRAM works

At the core of FRAM technology are tiny ferroelectric crystals integrated into a capacitor that allow FRAM products to operate like fast nonvolatile RAMs. The electric polarization of the ferroelectric crystals is shifted between two stable states by the application of an electric field. The direction of this electric polarization is sensed by internal circuits as either a high or a low logic state. Each orientation is stable and remains in place even after the electric field is removed, preserving the data within the memory without periodic refresh.

TI fabricates planar FRAM cells using a capacitor-on-plug approach to minimize cell area. The ferroelectric capacitor is formed using Iridium electrodes and a thin lead zirconate titanate (PZT) ferroelectric layer.

Go to the Ramtron International Corp. website to find additional information.

E-mail Ramtron International Corp. for more information.

Read more about
Ramtron International Corp.
and
Texas Instruments, Inc. (TI)
on SOCcentral.com


Keywords: Texas Instruments (TI), Ramtron International, FRAM memory, ferroelectric RAM, process technology,
571/22000 3/12/2007 1139 179


Designer's Mall
0.421875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.5