Page loading . . .

  
 Category: News: News Archive 2007: Tuesday, May 21, 2013
AIT Licenses ARM926EJ-S Processor for Next-Generation Feature Phones  
 Printer friendly
 E-Mail Item URL

August 7, 2007 -- ARM today announced that AIT, a manufacturer of highly integrated multimedia processors for mobile phones, has licensed the ARM926EJ-S processor. This licensing agreement will enable AIT to benefit from ARM processor technology, as well as the ARM ecosystem, to accelerate the design of advanced SOC solutions for next-generation feature phones incorporating digital camera technology.

"rowing consumer demand is driving the development of SOC solutions that enable rich multimedia performance in a range of feature phones and smartphones," aid Andy Tsai, Assistant Vice President, AIT. "By licensing the ARM926EJ-S processor, AIT is able to combine its multimedia expertise with ARM’s leading technology and integrate advanced features in its SOoC solutions, which enable sharper and more brilliant images, better sound quality, and a more complete multimedia experience in mobile devices."

About the ARM926EJ-S processor

The ARM926EJ-S macrocell is fully synthesizable, and features a Jazelle technology-enhanced 32-bit RISC CPU, flexible size instruction and data caches, tightly coupled memory (TCM) interfaces and memory management unit (MMU). It also provides separate instruction and data AMBA bus compliant AHB interfaces, particularly suitable for Multi-layer AHB technology-based systems. The ARM926EJ-S processor implements the ARMv5TEJ instruction set and includes an enhanced 16- x 32-bit multiplier, capable of single cycle MAC operations. It also supports all major operating systems and existing middleware.

Go to the ARM website for details.

E-mail ARM for more information.

Read more about
ARM
on SOCcentral.com


Keywords: ARM, microprocessors, MPUs, IP, intellectual property, cores,
571/23428 8/7/2007 934 133


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.46875