Page loading . . .

  
 Category: News: News Archive 2007: Friday, May 24, 2013
NI LabVIEW 8.5 Delivers Power of Multicore Processors to Engineers and Scientists  
 Printer friendly
 E-Mail Item URL

August 7, 2007 -- National Instruments Corp. has announced LabVIEW 8.5, the latest version of the graphical system design platform for test, control and embedded system development. Building on nearly 10 years of investment in multithreading technology, LabVIEW 8.5 simplifies multicore as well as FPGA-based application development with its parallel dataflow language. As processor manufacturers look to parallel multicore architectures for performance improvements, LabVIEW 8.5 running on these new processors can deliver faster test throughput, more efficient processor-intensive analysis and more reliable real-time systems on dedicated processor cores. LabVIEW 8.5 also extends the LabVIEW platform further into embedded and industrial applications with the new statechart design module for modeling and implementing system behavior as well as new I/O libraries and analysis functions for industrial monitoring and control.

Graphical programming for multicore and FPGA architectures

With the adoption of next-generation processors, engineers and scientists must consider how their software can deliver the potential performance gains of multicore and FPGA-based systems. With the parallel dataflow language of LabVIEW, users can easily map their applications to multicore and FPGA architectures for data streaming, control, analysis and signal processing. Building on the automatic multithreading capability of earlier versions, LabVIEW 8.5 scales user applications based on the total available number of cores and delivers enhanced thread-safe drivers and libraries to improve throughput for RF, high-speed digital I/O and mixed-signal test applications.

LabVIEW 8.5 also delivers symmetric multiprocessing (SMP) with the LabVIEW Real-Time environment where designers of embedded and industrial systems automatically can load balance tasks across multiple cores without sacrificing determinism. With the latest version of LabVIEW, users can manually assign portions of code to specific processor cores to fine-tune real-time systems or isolate time-critical sections of code on a dedicated core. To meet the more challenging debugging and code optimization requirements of real-time multicore development, engineers and scientists can use the new NI Real-Time Execution Trace Toolkit 2.0 to visually display timing relationships between sections of their code and the individual threads and processing cores where the code is executing.

The inherent parallelism of LabVIEW also makes it an ideal platform for developing FPGA applications. LabVIEW 8.5 continues to simplify the task of programming FPGAs with an enhanced FPGA Project Wizard that automates I/O configuration, IP development and overall setup for common I/O, counter/ timer and encoder applications. Using the FPGA Project Wizard, engineers and scientists can automate the generation of more complex high-speed DMA data transfer code. In addition, LabVIEW 8.5 offers multichannel filtering and PID control functions commonly needed in machine automation to significantly reduce FPGA resources for high-channel-count applications.

New Statechart Module for system modeling and implementation

Statecharts are commonly used to design state machines to model the behavior of real-time and embedded systems to depict event occurrences and responses for digital communication protocols, machine controllers and system-protection applications. LabVIEW 8.5 adds a new statechart module to help engineers and scientists design and simulate these event-based systems using familiar, high-level statechart notations based on the Unified Modeling Language (UML) standard.

Because the LabVIEW Statechart Module is based on the LabVIEW graphical programming language, engineers and scientists have a single platform to design, prototype and deploy their systems quickly, combining familiar statechart notation with real-world I/O running on deterministic real-time or FPGA-based systems.

Improved measurement and control for machine builders

With LabVIEW, engineers and scientists can integrate existing PLC-based industrial systems with more advanced programmable automation controllers (PACs), adding high-speed I/O and complex control logic to their industrial systems. LabVIEW 8.5 adds a wide array of I/O, measurement and display enhancements for building PAC-based industrial systems including a new library of OPC drivers that expands industrial connectivity for LabVIEW users, nearly doubling the number of compatible programmable logic controllers (PLCs) and industrial devices.

LabVIEW 8.5 also adds vibration and order tracking measurements and machine vision algorithms for industrial machine monitoring systems. For high-channel-count systems, the new multivariable editor makes it easy for users to quickly and easily configure or edit hundreds of I/O tags using a simple spreadsheet interface. The latest version of LabVIEW also introduces new flexible pipe display tools to simplify the process for building more realistic industrial user interfaces and an interactive drag-and-drop approach to tie I/O tags directly to user interface displays running on Windows CE-based industrial touch panels and handheld PDAs.

Pricing and Availability

LabVIEW 8.5 is priced from $1,199 and is available now.

Go to the National Instruments Corp. website for details.

Read more about
National Instruments Corp.
on SOCcentral.com


Keywords: National Instruments, LabVIEW, FPGAs, field programmable gate arrays, microprocessors, MPUs, multicore processors, multi-core processors, integrated development environments, IDEs, EDA tools,
571/23437 8/7/2007 868 147


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.453125