Page loading . . .

  
 Category: News: News Archive 2007: Wednesday, May 22, 2013
JTAG Technologies JT 3705 Explorer Goes USB  
 Printer friendly
 E-Mail Item URL

November 7, 2007 -- JTAG Technologies, Inc. has announced a USB version of its low-cost JT 3705 Explorer. The original parallel port Explorer was one of the first commercially-available boundary-scan controllers. The new USB-powered controller continues to deliver low cost and high reliability, meeting the requirements of design engineers, small-to-medium size enterprises, and low-volume contract electronic manufacturers.

The JT 3705/USB Explorer provides two fully-compliant boundary-scan Test Access Ports (TAPs). The TAPs can be synchronized for test purposes and are suitable for running a complete battery of board tests including IEEE 1149.1, 1149.4, and 1149.6 as well as PLD programming and low-volume flash programming. Test clock frequency is programmable up to 6MHz allowing very rapid test execution while TAP voltages can be set for a wide range of input and output characteristics.

The JT 3705/USB is powered from the USB interface for portability and use with the burgeoning laptop population. Furthermore, the JT 3705/USB is compatible with all JTAG Technologies' development tools such as JTAG ProVision and production packages such as the stand-alone package (PSA) and Production Integration Packages for LabVIEW, LabWindows, TestStand as well as C/C++ and Visual Basic.

The JT 3705/USB is priced at $1,250 and when combined with a basic JTAG ProVision software set-up results in a potent structural test system within the range of almost any budget.

Go to the JTAG Technologies, Inc. website to find additional information.

E-mail JTAG Technologies, Inc. for more information.

Read more about
JTAG Technologies, Inc.
on SOCcentral.com


Keywords: JTAG Technologies, boundary scan, debugging, Universal Serial Bus, USB, EDA tools,
571/24243 11/7/2007 804 118


Designer's Mall
0.890625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  1