Page loading . . .

  
 Category: News: News Archive 2007: Thursday, May 23, 2013
OneSpin Solutions Expands Business Operation in Japan  
 Printer friendly
 E-Mail Item URL

November 15, 2007 -- Addressing growing customer demand in Japan, OneSpin Solutions KK has expanded its operations in Japan by moving into a new sales and field applications engineering office in Yokohama. OneSpin also hired additional field-application staff to support customers onsite.

In February 2007, OneSpin launched the an equivalence checker for FPGAs – OneSpin 360TM EC-FPGA – to support all sequential optimizations performed by FPGA synthesis tools on large designs, enabling designers to meet functional, performance and cost targets. It thoroughly proves, without simulation, that design functionality is maintained through all implementation phases of FPGA designs. It supports both prototyping and production-part verification.

OneSpin’s formal verification product portfolio also comprises a complete functional verification solution – OneSpin 360 Module Verifier (360MV) – to achieve first-time-right, error-free operation and true functional sign-off for a broad range of digital modules and intellectual property (IP), such as peripherals, processors and subsystems of up to a few hundred thousand lines of RTL code. OneSpin’s 360MV, combined with its systematic FormalDoublePASSTM process, is a property checking solution that provides a highly-automated verification process that guides and supports efficient property development by engineers from initial verification planning to true functional sign-off.

OneSpin’s new office in Japan is located at the Yokohama-Kannai Business Center, Ougicho 1-1-25, Naka-ku, Yokohama 231-0027, Japan.

Go to the OneSpin Solutions GmbH website for details.

E-mail OneSpin Solutions GmbH for more information.

Read more about
OneSpin Solutions GmbH
on SOCcentral.com


Keywords: OneSpin Solutions, EDA tools, ASIC design, formal verification, equivalence checking,
571/24343 11/15/2007 3751 254


Designer's Mall
0.375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.453125