Page loading . . .

  
 Category: News: News Archive 2007: Wednesday, June 19, 2013
Sigma Designs Adopts Suite of Magma Software for Complex SOC Designs  
 Printer friendly
 E-Mail Item URL

December 20, 2007 -- Magma Design Automation, Inc. and Sigma Designs, Inc. today announced that Sigma Designs is adopting a suite of Magma products, including design implementation, physical verification and circuit simulation, for Sigma Designs' complex, next-generation designs. This multiyear agreement includes licensing for Magma's Talus Design and Talus Vortex automated IC implementation, Quartz DRC and Quartz LVS physical verification and FineSim Spice circuit simulation software.

"Sigma Designs' SOCs enable developers of Blu-ray and HD-DVD players to provide stunning audio and video quality as well as intelligent interactive features," said Ken Lowe, Vice President of Strategic Marketing of Sigma Designs. "We selected Magma's software because it provides the automation, integration, accuracy and performance we need to meet the cost and time-to-market requirements of our advanced SoCs."

Talus Design is a full-chip synthesis environment that enables rapid development of RTL and chip-level constraints throughout the design process without sacrificing the quality of design or delivery schedule. Talus Vortex provides a complete physical design environment that dramatically improves the productivity of physical designers by automating floorplan generation and complete design closure. These capabilities, combined with optional automated distributed processing on multiple computers, enable Talus Design and Talus Vortex to implement design of any size, from RTL to GDSII, in a predictable fashion.

Quartz DRC and Quartz LVS are fully scalable physical verification solutions. Leveraging a unique architecture and advanced modeling capabilities, these products allow affordable massively distributed processing of DRC and LVS comparison and integrate inherent DFM knowledge into physical verification.

FineSim Spice, Magma's Spice-level simulator that incorporates transistor-level simulation analysis capabilities for mixed digital and analog design, runs on both multiple-CPU and multiple-machine compute environments, can simulate much larger designs than traditional Spice simulation could handle yet delivers silicon-accurate results.

Go to the Magma Design Automation, Inc. website to find additional information.

E-mail Magma Design Automation, Inc. for more information.

Read more about
Magma Design Automation, Inc.
and
Sigma Designs, Inc.
on SOCcentral.com


Keywords: Magma Design Automation, Sigma Designs, physical verification, circuit simulation, ASIC design, EDA tools,
571/24622 12/20/2007 3370 146
Designer's Mall
4th Of July countdown banner
0.390625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  0.46875