Page loading . . .

  
 Category: News: News Archive 2007: Thursday, May 23, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 (2323 Entries)
Harman Kardon Wireless Music Browsing Controller Uses Cypress's PRoC LP Programmable Radio-on-a-Chip 

June 5, 2007 -- Cypress Semiconductor Corp. today announced that Harman Kardon has employed Cypress's PRoC LP programmable radio-system-on-a-chip in its ergonomic remote control for the Drive + Play 2 Mobile Media Manager. The PRoC LP int ... read more

Ansoft Announces HFSS v11 

June 5, 2007 -- Ansoft Corp. has released HFSS v11 of its flagship product featuring new technology that delivers even greater accuracy, capacity and performance. HFSS v11 includes new higher-order hierarchical basis functions combined wi ... read more

Agilent Technologies Announces EDA Technology Expansion for Microwave/RF Design 

June 5, 2007 -- Agilent Technologies, Inc. has expanded the technologies in its Advanced Design System (ADS) and Genesys design platforms to provide a full spectrum of software tools for microwave and RF designers. The company is increasi ... read more

Cadence Speeds RF Printed-Circuit-Board Design Cycle with New Allegro PCB Technology 

June 4, 2007 -- Cadence Design Systems, Inc. has announced the addition of PCB (printed circuit board) RF technology and design methodology to the Cadence Allegro PCB Design XL and GXL offerings. These additional capabilities address the ... read more

ARM Unveils Adaptive Verification IP for On-Chip Communication  

June 4, 2007 -- ARM has announced the AMBA Adaptive Verification IP, a technology takes on the increasingly complex challenge of verifying entire on-chip communication systems. Adaptive Verification IP enhances existing SOC verification m ... read more

Atmel Introduces AVR32 Application Processor for Linux-based, Cost-constrained Embedded Designs 

June 4, 2007-- Atmel Corp. has announced the AT32AP7001, a member of the AVR32 AP7 family of Application Processors optimized for cost constrained, Linux-based embedded designs. The device is packaged in a 30x30-mm VQFP for easy integrati ... read more

Axiom Enhances MPSim Verification Solution to Support Interoperability with Magma's IC Implementation Software Through the UPF 

June 4, 2007 -- Axiom Design Automation has endorsed the Unified Power Format (UPF) for power-aware designs and fully supports it in its MPSim Verification Solution. The MPSim solution provides full support of the UPF format including pow ... read more

TSMC Announces Active Accuracy Assurance Initiative 

June 4, 2007 -- (TSMC) Taiwan Semiconductor Manufacturing Company has announced its Active Accuracy Assurance initiative, a comprehensive design-based program that will achieve new levels of accuracy for TSMC's advanced process technologi ... read more

PMC-Sierra Introduces Gigabit Fiber Access Gateway Solutions 

June 4, 2007 -- PMC-Sierra, Inc. has announced the availability of two fiber access gateway solutions, the MSP7150 EPON/GPON gateway SOC for Fiber-to-the-Home (FTTH) and the MSP7140 VDSL2 gateway SoC for Fiber-to-the-Node (FTTN). These SO ... read more

videantis and ProDesign Realize Real-time H.264/AVC Encoding on CHIPit Platinum System  

June 4, 2007 -- videantis GmbH and ProDesign GmbH have announced the integration of a real-time H.264/AVC baseline profile encoder on a CHIPit Platinum prototyping system. The H.264/AVC video encoder has successfully been realized ... read more

TSMC Unveils Reference Flow 8.0 to Address 45-nm Design Challenges 

June 4, 2007 -- TSMC (Taiwan Semiconductor Manufacturing Company) has unveiled Reference Flow 8.0, the latest generation of the foundry's design methodology that increases yields, lowers risks and improves design margins. Reference Flow 8 ... read more

Synopsys Supports TSMC Reference Flow 8.0 to Address 45-nm Design Challenges 

June 4, 2007-- Synopsys, Inc. and TSMC (Taiwan Semiconductor Manufacturing Company) today announced Synopsys support for TSMC's Reference Flow 8.0 and 45-nm process technologies. Synopsys is supporting Reference Flow 8.0 in its Gal ... read more

IBM, Chartered and Samsung Extend Integrated DFM Support for Common Platform Technology to 45nm 

June 4, 2007 -- IBM, Chartered Semiconductor Manufacturing and Samsung Electronics, Co., Ltd. today announced the availability of design-for-manufacturing (DFM) technology models, data files and design kits from leading EDA and DFM companies, su ... read more

ClariPhy Leverages Helic's VeloceRF EDA Tool for First-Pass Success of CMOS 10G Mixed-Signal IC 

June 4, 2007 -- ClariPhy Communications, Inc. and Helic SA have announced details of their joint engineering collaboration over the past 12 months, which has been instrumental in the first-pass success of ClariPhy's single-chip, 10 ... read more

Sunplus Selects SonicsLX for Portable Media Player SOC 

June 4, 2007 -- Sonics, Inc. today announced that Sunplus Technology Co., Ltd. has selected the SonicsLX SMART Interconnect solution to develop its new portable media player SOC. SonicsLX contains a full set of data flow services t ... read more

UMC and ARM Partner to Deliver Comprehensive SOI Solutions for 65-nm Technology 

June 4, 2007 -- UMC (United Microelectronics Corp.) and ARM have announced that a test chip built with ARM SOI (silicon on insulator) libraries was taped-out successfully on UMC's 65-nm SOI process. The test chip consists of a set ... read more

CAST JPEG 2000 Encoder Core now Faster and More Capable 

June 4, 2007 -- CAST, Inc. has announced a new version of its JPEG 2000 Encoder Core. The new version is faster, requires no external processing, adds significant features, and is customizable and highly scalable. First introduced i ... read more

Sagantec Announces a New DFM Solution Integrated with Mentor Graphics' Calibre LFD 

June 4, 2007 -- Sagantec, Inc. has developed a DFM solution for correcting lithography hot spots found in physical IC designs in collaboration with Mentor Graphics. The new DFM flow uses Mentor Graphics' Calibre LFD (litho friendly design ... read more

ProDesign Introduces the CHIPit Platinum V5 

June 4, 2007 -- ProDesign GmbH has launched of CHIPit Platinum V5 featuring an enhanced system architecture based on the largest Xilinx Virtex-5 LX330 FPGAs, further enhanced debugging features and completely new software for an easier de ... read more

Open Modeling Coalition Advances Statistical Library Extensions in Si2's ECSM Standard  Featured

June 4, 2007 --The Silicon Integration Initiative, Inc.'s Open Modeling Coalition has finalized the Si2 Effective Current Source Modeling (ECSM) Statistical Extensions specification draft. The new specification will be released, after app ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  5.609375