Page loading . . .

  
 Category: News: News Archive 2007: Thursday, June 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 (2323 Entries)
ASIC IP Announces Availability of Serial ATA Controller Core 

May 29, 2007 -- ASIC IP has announced the availability of its Serial ATA (SATA) controller core. ASIC IP SATA controller core provides flexibility and ease in integration to customized software and both host and device applications. The ... read more

Xoomsys Raises $8M in New Funding 

May 29, 2007 -- Xoomsys, Inc., a Silicon Valley company pioneering a distributed processing solution for scalable Spice simulation, has raised a second round of funding from leading venture capital firms. DAG Ventures of Palo Alto led the ... read more

ProDesign Unveils Next Generation of CHIPit ASIC Prototyping Systems 

May 29, 2007 -- ProDesign GmbH will launch the complete CHIPit V5 series at the Design Automation Conference next week . The new CHIPit V5 generation consists of three new CHIPit platforms, the CHIPit Copper Edition V5, the CHIPit Iridium V5 and ... read more

Microchip Expands Offering of 8-bit MCUs with Integrated USB 2.0 Peripheral Optimized for Embedded Applications 

May 29, 2007 -- Microchip Technology, Inc. has announced the eight-member PIC18F87J50 high-performance, cost-effective 8-bit microcontroller family with an integrated and certified USB 2.0 full-speed, 12-Mbps transceiver. This new USB mic ... read more

LG and ARM Develop New DAC Technology for US 2009 TV Switchover 

May 29, 2007 -- ARM today announced that LG Electronics Inc. has licensed the ARM926EJ-S processor for its new line of digital set-top boxes. The latest agreement expands LG's portfolio of ARM technology and services which includes the pr ... read more

Lattice's ispLEVER 7.0 FPGA Design Tool Suite Delivers New Levels of FPGA Performance 

May 29, 2007 -- Lattice Semiconductor Corp. has made major performance and functional enhancements in Version 7.0 of its ispLEVER FPGA design tools. Optimized logic synthesis, map, and place-and-route algorithms have boosted Lattice FPGA ... read more

Gaisler Research Extends GRLIB IP Library with USB 2.0 Host Controller 

May 29, 2007 -- Gaisler Research AB announced that a USB 2.0 Host Controller IP (intellectual property) core is now available as a part of its GRLIB IP library, an integrated set of reusable IP cores, designed for system-on-chip (SOC) dev ... read more

Synopsys IC Compiler Used by NEC Electronics for Tapeout of GHz Processor 

May 29, 2007 -- Synopsys, Inc. today announced that NEC Electronics Corp. has taped out its latest high-performance processor using Synopsys' IC Compiler next-generation place-and-route solution. Targeted at the high-end computer infrastr ... read more

AMCC's Cycle Accurate Simulator Enables Earlier Software Verification for nP3705 Packet Processor Designs 

May 29, 2007 -- Applied Micro Circuits Corp. (AMCC) has announced the availability of a cycle accurate simulator (CAS) for the nP3705 packet processor. The CAS provides software developers with a virtual system prototyping solution that i ... read more

Lattice Semiconductor Announces True 90-nm Non-Volatile FPGA Family 

May 29, 2007 -- Lattice Semiconductor Corp. has announced the availability of its third-generation non-volatile FPGAs, the LatticeXP2 family. With enhanced capabilities, the LatticeXP2 family doubles maximum logic capacity to 40K Look Up ... read more

Cadence Improves Logic Designer Productivity through Enhanced Design with Verification Flow 

May 29, 2007 -- Cadence Design Systems, Inc. has announced enhancements to the "design with verification" component of its Cadence Logic Design Team Solution which reduce key verification bottlenecks that have prevented the effective use of asse ... read more

Synopsys and ARM Optimize Reference Methodology for Aggressive Power Management 

May 29, 2007 -- Synopsys, Inc. and ARM have announced an enhanced implementation Reference Methodology (iRM) for the ARM1176JZF-S synthesizable microprocessor that supports a wide array of aggressive power-management techniques. Th ... read more

Legend Releases Turbo-MSIM Fast-Spice Simulator 

May 29, 2007 -- Legend Design Technology, Inc. has announced the release of Turbo-MSIM, a Fast-Spice circuit simulator with super high speed and extremely large capacity while maintaining the Spice accuracy. Turbo-MSIM can dramatically sp ... read more

AWR Introduces Microwave Office and VSS Versions 2007 

May 28, 2007 -- Applied Wave Research, Inc. (AWR) has announced the 2007 versions of its flagship high-frequency software, the Microwave Office design suite and its system simulation software, Visual System Simulator (VSS). These latest r ... read more

Brion Introduces Lithography Awareness to IC Design Flow 

May 28, 2007 -- Brion Technologies, Inc. has announced the availability of Tachyon Lithography Aware Design (LAD), an extension of the company's Tachyon suite for optical proximity correction (OPC) verification and OPC application. Tachyo ... read more

Sierra Unveils Enhancements to Its Place and Route Platform for 45-nm Physical Design 

May 28, 2007 -- Sierra Design Automation, Inc. has announced the availability of several enhancements to its Olympus-SoC place and route (P&R) platform that address critical 45-nm design challenges including interconnect resistance varia ... read more

EdXact Delivers Version 4.0 of Jivaro Technology at DAC 

May 28, 2007 -- EdXact SA has announced that its Jivaro netlist reduction technology and its Comanche interconnection analysis tool are available in new versions. In addition to numerous additional features, capacity increase, support of ... read more

Forte Announces Cynthesizer 3.3 with First SystemC to GDSII Flow 

May 25, 2007 -- Forte Design Systems, Inc. has announced the availability of version 3.3 of its Cynthesizer SystemC synthesis product. Cynthesizer v3.3 is the first high-level synthesis product to offer a direct path from high-level Syste ... read more

ALi Accelerates Tapeout of Set-Top Box Chip Using Synopsys IC Compiler 

May 25, 2007 -- Synopsys, Inc. today announced that ALi Corp. has taped out it latest set-top box chip using Synopsys' IC Compiler next-generation place-and-route solution. Approaching multi-million gates in size, this complex design need ... read more

Mentor Graphics Introduces Small Footprint, Industry-Compliant Serial ATA PHY for Optimized Low-Power Designs 

May 25, 2007 -- Mentor Graphics Corp. has announced its new Serial ATA (SATA) physical layer (PHY) IP core, targeted for the TSMC 130-nm Low Voltage Oxide (LVOD) process, providing a completely integrated solution for both SATA host and d ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.571  4.421875