Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2006: Tuesday, May 21, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 (174 Entries)
Low-cost Kits: The New FPGA-Designer Trend  by EDN Magazine

November 23, 2006 -- Since the 1970s, programmable logic has evolved to the point that today's FPGAs routinely furnish as many as 10 million gates to address complex applications, notably within the communications infrastructure. So it's not sur ... read more

Designing Antialias Filters for ADCs  by Xignal Technologies AG in EDN Magazine

November 23, 2006 -- Nyquist-sampling theory lies at the heart of today's digital-communications systems. It requires that data-conversion systems include antialiasing input filters. Designers need to understand the requirements for antialiasing ... read more

Modeling Gaps in State-of-the-Art Mixed-Signal SOC Design  by Tower Semiconductor, Ltd. in EDN Magazine

November 23, 2006 -- The last two decades have seen the emergence of mixed-signal SOC (system-on-chip) design in which one IC integrates both analog and digital blocks. Meanwhile, the IC industry has overwhelmingly moved away from the IDM (indep ... read more

We Need "Enterprise" System-Level Solutions  by Cadence Design Systems, Inc. in EE Times EDA Designline

November 20, 2006 -- To close the gaps in systems development across distributed design and verification teams it will become necessary to plan, design, and verify embedded software closer in-line with the way we currently design and verify hard ... read more

DSP Optimization Strategies Using Simulators and Profilers  by CEVA, Inc. in EE Times Signal Processing DesignLine

November 20, 2006 -- DSP developers face a long and growing set of constraints. When developing software under so many constraints, the development environment becomes a critical factor. An effective development tool chain can enable the designe ... read more

Do's and Don'ts for EM Simulation Success  by AWR Corp. in EE Times EDA Designline

November 16, 2006 -- Electromagnetic (EM) simulators have become a common tool for engineers to use in the circuit design community. These simulators come in a dizzying variety of flavors, from simple freeware programs, to sophisticated, commerc ... read more

March of the Multibus MCUs  by Electronic Design Magazine

November 16, 2006 -- High-end microcontrollers often use large, complex crossbar switches and other technologies to maximize throughput and performance. Low-end microcontrollers typically feature a simple bus structure. But as performance ... read more

How to Use Programmable Analog for High-Power LED Color Mixing Applications  by Cypress Semiconductor Corp. in EE Times Programmable Logic Designline

November 15, 2006 -- Programmable analog circuitry adds analog functionality to reprogrammable digital electronics. The combination provides flexibility to end users and offers unique advantages to designers in particular applications. For insta ... read more

Partial Reluctance Extraction  by Synopsys, Inc. in EE Times EDA Designline

November 13, 2006 -- With shrinking process technologies, as well as increasing die size and clock frequency, interconnect parasitic effects have begun to manifest themselves in signal delay and noise. Consequently, interconnects now play ... read more

IP Plays Cautiously in Emerging Markets  by EDN Magazine

November 9, 2006 -- As systems and semiconductor companies tap into emerging countries such as China, India, and Russia for low-cost engineering resources, most of the biggest IP (intellectual-property) companies are also doing business in those ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.575  0.421875